## Dual bus buffer/line driver; 3-state

Rev. 12 — 8 April 2013

**Product data sheet** 

### 1. General description

The 74LVC2G126 is a dual non-inverting buffer/line driver with 3-state outputs. Each 3-state output is controlled by an output enable input (pin nOE). A LOW-level at pin nOE causes the output to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G126 as a translator in a mixed 3.3 V and 5 V environment.

It is fully specified for partial power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

## 2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- $\pm 24$  mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



## 3. Ordering information

Table 1. Ordering	g information			
Type number	Package			
	Temperature range	Name	Description	Version
74LVC2G126DP	–40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2
74LVC2G126DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1
74LVC2G126GT	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 $\times$ 1.95 $\times$ 0.5 mm	SOT833-1
74LVC2G126GF	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.35 \times 1 \times 0.5$ mm	SOT1089
74LVC2G126GD	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body $3\times 2\times 0.5$ mm	SOT996-2
74LVC2G126GM	–40 °C to +125 °C	XQFN8	plastic, extremely thin quad flat package; no leads; 8 terminals; body $1.6 \times 1.6 \times 0.5$ mm	SOT902-2
74LVC2G126GN	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.2 \times 1.0 \times 0.35$ mm	SOT1116
74LVC2G126GS	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.35 \times 1.0 \times 0.35$ mm	SOT1203

## 4. Marking


#### Table 2.Marking codes

Type number	Marking code <sup>[1]</sup>
74LVC2G126DP	V26
74LVC2G126DC	V26
74LVC2G126GT	V26
74LVC2G126GF	VN
74LVC2G126GD	V26
74LVC2G126GM	V26
74LVC2G126GN	VN
74LVC2G126GS	VN


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

#### Dual bus buffer/line driver; 3-state

## 5. Functional diagram




## 6. Pinning information



#### 6.1 Pinning

74LVC2G126 Product data sheet

Dual bus buffer/line driver; 3-state



## 6.2 Pin description

Symbol	Pin		Description
	SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT996-2, SOT1116 and SOT1203	SOT902-2	
10E, 20E	1,7	7, 1	output enable input (active HIGH)
1A, 2A	2, 5	6, 3	data input
1Y, 2Y	6, 3	2, 5	data output
GND	4	4	ground (0 V)
V <sub>CC</sub>	8	8	supply voltage

## 7. Functional description

Table 4.	Function table <sup>[1]</sup>		
Input			Output
nOE		nA	nY
Н		L	L
Н		Н	Н
L		Х	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

## 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
Vo	output voltage	Active mode	<u>[1]</u> –0.5	$V_{CC} + 0.5$	V
		Power-down mode	[1][2] -0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to $V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	+100	mA
I <sub>GND</sub>	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	<u>[3]</u> _	300	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
-					

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When  $V_{CC}$  = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.

[3] For TSSOP8 packages: above 55 °C the value of P<sub>tot</sub> derates linearly at 2.5 mW/K.
 For VSSOP8 packages: above 110 °C the value of P<sub>tot</sub> derates linearly at 8.0 mW/K.
 For XSON8 and XQFN8 packages: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

## 9. Recommended operating conditions

Table 6.	Operating conditions				
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	5.5	V
VI	input voltage		0	5.5	V
Vo	output voltage	Active mode	0	V <sub>CC</sub>	V
		$V_{CC} = 0 V$ ; Power-down mode	0	5.5	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V} \text{ to } 2.7 \text{ V}$	-	20	ns/V
		$V_{CC} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$	-	10	ns/V

5 of 22

## **10. Static characteristics**

#### Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Uni
T <sub>amb</sub> = –	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V}$ to 2.7 V	1.7	-	-	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
		$V_{CC} = 4.5 \text{ V}$ to 5.5 V	$0.7\times V_{CC}$	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V}$ to 2.7 V	-	-	0.7	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.8	V
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	-	$0.3 \times V_{CC}$	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O$ = 100 $\mu\text{A};V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.3	V
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	V
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	V
V <sub>он</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O$ = $-100~\mu\text{A};~V_{CC}$ = 1.65 V to 5.5 V	$V_{CC}-0.1$	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	V
		$I_O = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	-	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	-	-	V
	input leakage current	$V_{\text{I}}$ = 5.5 V or GND; $V_{\text{CC}}$ = 0 V to 5.5 V	-	±0.1	±5	μA
loz	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL};  V_{O} = 5.5 \; V \text{ or } GND; \\ V_{CC} = 3.6 \; V \end{array}$	-	±0.1	±10	μ <b>A</b>
OFF	power-off leakage current	$V_1 \text{ or } V_O = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	±0.1	±10	μA
СС	supply current	$V_{I} = 5.5 \text{ V or GND};$ $V_{CC} = 1.65 \text{ V to 5.5 V}; I_{O} = 0 \text{ A}$	-	0.1	10	μ <b>A</b>
∆l <sub>CC</sub>	additional supply current	per pin; V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V	-	5	500	μA
CI	input capacitance		-	2	-	pF

### Dual bus buffer/line driver; 3-state

Svmbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
-	40 °C to +125 °C					•
VIH	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	V
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	$0.7 \times V_{CC}$	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35  imes V_{CC}$	V
		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = 100 $\mu A;$ $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.70	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.60	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.80	V
/ <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O$ = –100 $\mu A;V_{CC}$ = 1.65 V to 5.5 V	$V_{CC} - 0.1$	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	0.95	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.0	-	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.4	-	-	V
I	input leakage current	$V_{\text{I}}$ = 5.5 V or GND; $V_{\text{CC}}$ = 0 V to 5.5 V	-	-	±20	μA
OZ	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; \ V_{O} = 5.5 \ V \text{ or } GND; \\ V_{CC} = 3.6 \ V \end{array}$	-	-	±20	μA
OFF	power-off leakage current	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	-	±20	μA
сс	supply current	$V_{I} = 5.5 V \text{ or GND};$ $V_{CC} = 1.65 V \text{ to } 5.5 V; I_{O} = 0 A$	-	-	40	μA
VI <sub>CC</sub>	additional supply current	per pin; V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V	-	-	5	mA

#### Table 7. Static characteristics ... continued

[1] Typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.

7 of 22

#### Dual bus buffer/line driver; 3-state

## **11. Dynamic characteristics**

#### Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

Symbol	Parameter	Conditions		–40 °C to +85 °C			-40 °C to	Unit	
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t <sub>pd</sub>	propagation delay	nA to nY; see Figure 7	[2]					Ĩ	
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.0	3.9	9.8	1.0	12.3	ns
		$V_{CC}$ = 2.3 V to 2.7 V		0.5	2.6	4.9	0.5	6.3	ns
		$V_{CC} = 2.7 V$		1.0	2.8	4.7	1.0	5.9	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		0.5	2.4	4.3	0.5	5.4	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		0.5	1.9	3.2	0.5	4.0	ns
t <sub>en</sub>	enable time	nOE to nY; see Figure 8	[3]						
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.0	4.1	10.0	1.0	12.5	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.6	5.0	1.0	6.3	ns
		$V_{CC} = 2.7 V$		1.0	2.8	4.7	1.0	5.9	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.0	2.4	4.1	1.0	5.1	ns
		$V_{CC}$ = 4.5 V to 5.5 V		0.5	1.8	3.1	0.5	3.9	ns
t <sub>dis</sub>	disable time	nOE to nY; see Figure 8	[4]						
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.0	3.3	12.6	1.0	15.4	ns
		$V_{CC}$ = 2.3 V to 2.7 V		0.5	1.9	5.7	0.5	7.5	ns
		$V_{CC} = 2.7 V$		1.5	3.0	4.8	1.5	6.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.0	2.5	4.4	1.0	5.7	ns
		$V_{CC}$ = 4.5 V to 5.5 V		0.5	1.8	3.3	0.5	4.4	ns
· -	power dissipation	per buffer; $V_I = GND$ to $V_{CC}$	[5]						
	capacitance	output enabled		-	17	-	-	-	pF
		output disabled		-	5	-	-	-	pF

[1] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ 

- [3]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$
- [4]  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$
- [5]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i = input frequency in MHz;$ 

 $f_o = output frequency in MHz;$ 


 $C_L$  = output load capacitance in pF;


 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;  $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

#### Dual bus buffer/line driver; 3-state

### 12. Waveforms






#### Table 9. Measurement points

Supply voltage	Input	Output		
V <sub>cc</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	Vy
1.65 V to 1.95 V	$0.5  imes V_{CC}$	$0.5\times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V
2.3 V to 2.7 V	$0.5\times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V
2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$
3.0 V to 3.6 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$
4.5 V to 5.5 V	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$

74LVC2G126 Product data sheet

#### Dual bus buffer/line driver; 3-state




#### Table 10. Test data

Supply voltage	Input	Input		Load		V <sub>EXT</sub>		
V <sub>CC</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
1.65 V to 1.95 V	V <sub>CC</sub>	$\leq$ 2.0 ns	30 pF	1 kΩ	open	GND	$2\times V_{CC}$	
2.3 V to 2.7 V	V <sub>CC</sub>	$\leq$ 2.0 ns	30 pF	500 Ω	open	GND	$2\times V_{CC}$	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	GND	6 V	
3.0 V to 3.6 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	GND	6 V	
4.5 V to 5.5 V	V <sub>CC</sub>	$\leq$ 2.5 ns	50 pF	500 Ω	open	GND	$2\times V_{CC}$	

Dual bus buffer/line driver; 3-state

### 13. Package outline



#### Fig 10. Package outline SOT505-2 (TSSOP8)

All information provided in this document is subject to legal disclaimers.

Dual bus buffer/line driver; 3-state





Fig 11. Package outline SOT765-1 (VSSOP8)

Dual bus buffer/line driver; 3-state




#### Fig 12. Package outline SOT833-1 (XSON8)

74LVC2G126 Product data sheet

13 of 22

Dual bus buffer/line driver; 3-state




XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1 x 0.5 mm

Fig 13. Package outline SOT1089 (XSON8)

All information provided in this document is subject to legal disclaimers.

Dual bus buffer/line driver; 3-state




XSON8: plastic extremely thin small outline package; no leads;

Fig 14. Package outline SOT996-2 (XSON8)

All information provided in this document is subject to legal disclaimers.

Dual bus buffer/line driver; 3-state




XQFN8: plastic, extremely thin quad flat package; no leads;

#### Fig 15. Package outline SOT902-2 (XQFN8)

74LVC2G126 **Product data sheet** 

Dual bus buffer/line driver; 3-state




# XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.2 x 1.0 x 0.35 mm

Fig 16. Package outline SOT1116 (XSON8)

All information provided in this document is subject to legal disclaimers.

Dual bus buffer/line driver; 3-state



# XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1.0 x 0.35 mm

Fig 17. Package outline SOT1203 (XSON8)

## 14. Abbreviations

AcronymDescriptionCMOSComplementary Metal-Oxide SemiconductorDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMMMachine ModelTTLTransistor-Transistor Logic	Table 11.	Abbreviations
DUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMMMachine Model	Acronym	Description
ESDElectroStatic DischargeHBMHuman Body ModelMMMachine Model	CMOS	Complementary Metal-Oxide Semiconductor
HBM     Human Body Model       MM     Machine Model	DUT	Device Under Test
MM Machine Model	ESD	ElectroStatic Discharge
	HBM	Human Body Model
TTL Transistor-Transistor Logic	MM	Machine Model
	TTL	Transistor-Transistor Logic

## 15. Revision history

story			
Release date	Data sheet status	Change notice	Supersedes
20130408	Product data sheet	-	74LVC2G126 v.11
<ul> <li>For type null</li> </ul>	mber 74LVC2G126GD XSON	18U has changed to X	SON8.
20120622	Product data sheet	-	74LVC2G126 v.10
<ul> <li>For type null</li> </ul>	mber 74LVC2G126GM the S	OT code has changed	to SOT902-2.
20111201	Product data sheet	-	74LVC2G126 v.9
<ul> <li>Legal pages</li> </ul>	s updated.		
20100913	Product data sheet	-	74LVC2G126 v.8
20080505	Product data sheet	-	74LVC2G126 v.7
20080228	Product data sheet	-	74LVC2G126 v.6
20070907	Product data sheet	-	74LVC2G126 v.5
20061006	Product data sheet	-	74LVC2G126 v.4
20050201	Product specification	-	74LVC2G126 v.3
20040922	Product specification	-	74LVC2G126 v.2
20030901	Product specification	-	74LVC2G126 v.1
20030310	Product specification	-	-
	Release date           20130408           • For type null           20120622           • For type null           20111201           • Legal pages           20100913           20080505           20080228           20070907           20061006           20050201           20030901	Release dateData sheet status20130408Product data sheet• For type number 74LVC2G126GD XSON20120622Product data sheet• For type number 74LVC2G126GM the S20111201Product data sheet• Legal pages updated.20100913Product data sheet20080505Product data sheet20080228Product data sheet20070907Product data sheet20061006Product data sheet20050201Product specification20040922Product specification20030901Product specification	Release dateData sheet statusChange notice20130408Product data sheet-• For type number 74LVC2G126GD XSON8U has changed to X20120622Product data sheet-• For type number 74LVC2G126GM the SOT code has changed20111201Product data sheet-• Legal pages updated20080505Product data sheet-20080228Product data sheet-20070907Product data sheet-20061006Product data sheet-20050201Product specification-20030901Product specification-

## 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC2G126

© NXP B.V. 2013. All rights reserved.

#### Dual bus buffer/line driver; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

## 17. Contact information

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### Dual bus buffer/line driver; 3-state

### **18. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 3
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 4
7	Functional description 4
8	Limiting values 5
9	Recommended operating conditions 5
10	Static characteristics 6
11	Dynamic characteristics 8
12	Waveforms
13	Package outline 11
14	Abbreviations 19
15	Revision history 19
16	Legal information
16.1	Data sheet status 20
16.2	Definitions
16.3	Disclaimers 20
16.4	Trademarks 21
17	Contact information 21
18	Contents 22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 April 2013 Document identifier: 74LVC2G126