


Low voltage 16-bit constant current LED sink driver

Datasheet - production data



Description

The STP16CPC26 is a monolithic, low voltage, 16-bit constant current LED sink driver. The device contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. In the output stage sixteen regulated current generators provide 5 mA to 90 mA constant current to drive LEDs. The current is externally adjusted through a resistor. LED brightness can be adjusted from 0% to 100% via \overline{OE} pin.

The STP16CPC26 guarantees a 20 V driving capability, allowing users to connect more LEDs in series to each current source.

The high 30 MHz clock frequency makes the device suitable for high data rate transmission.

The thermal shutdown (170 °C with about 15 °C hysteresis) assures protection from overtemperature events.

The STP16CPC26 is housed in four different packages: QSOP-24, SO-24, TSSOP-24 and HTSSOP-24 (with exposed pad).

Features

- 16 constant current output channels
- Adjustable output current through external resistor
- Output current: 5 mA to 90 mA
- $\pm 1\%$ typical current accuracy bit to bit
- Max clock frequency: 30 MHz
- 20 V current generators rated voltage
- 3 - 5.5 V power supply
- Thermal shutdown for overtemperature protection

Applications

- Video display panel LED driver
- Special lighting

Table 1: Device summary

Order code	Package	Packing
STP16CPC26MTR	SO-24	1000 parts per reel
STP16CPC26TTR	TSSOP24	2500 parts per reel
STP16CPC26XTR	TSSOP24 exposed pad	2500 parts per reel
STP16CPC26PTR	QSOP-24	2500 parts per reel

Contents

1 Pin description 3

2 Electrical ratings 4

 2.1 Absolute maximum ratings 4

 2.2 Thermal data 4

3 Electrical characteristics 5

4 Simplified internal block diagram 8

5 Typical application circuit..... 8

6 Equivalent circuit and outputs 9

7 Typical test circuits 11

8 Timing diagrams..... 12

9 Current generators characteristics 15

 9.1 Current setting..... 15

 9.2 Current accuracy 15

 9.3 Generators voltage drop 16

10 Thermal shutdown..... 16

11 Package information 17

 11.1 QSOP-24 package information 18

 11.2 SO-24 package information 20

 11.3 TSSOP24 package information..... 21

 11.4 TSSOP24 exposed pad package information 23


 11.5 TSSOP24, TSSOP24 exposed pad and
 SO-24 packing information..... 25

12 Revision history 27



1 Pin description

Figure 1: Pin connection



The exposed-pad (if present) should be electrically connected to a metal land electrically isolated or connected to ground.

Table 2: Pin description

Pin n°	Symbol	Name and function
1	GND	Ground terminal
2	SDI	Serial data input terminal
3	CLK	Clock input terminal
4	LE	Latch input terminal
5-20	OUT 0-15	Output terminal
21	$\overline{\text{OE}}$	Input terminal of output enable (active low)
22	SDO	Serial data out terminal
23	R-EXT	Input terminal for an external resistor for constant current programming
24	V _{DD}	Supply voltage terminal

2 Electrical ratings

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DD}	Supply voltage	0 to 7	V
V _O	Output voltage	-0.5 to 20	V
I _O	Output current	90	mA
V _I	Input voltage	-0.4 to V _{DD} +0.4	V
I _{GND}	GND terminal current	1600	mA
ESD	Electrostatic discharge protection HBM human body model	±2	kV
f _{CLK}	Clock frequency	30	MHz

2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Value	Unit	
T _A	Operating free-air temperature range	-40 to +125	°C	
T _{OPR}	Operating temperature range	-40 to +150	°C	
T _{STG}	Storage temperature range	-55 to +150	°C	
R _{thJA}	Thermal resistance junction-ambient ⁽¹⁾	SO-24	60	°C/W
		TSSOP24	85	°C/W
		TSSOP24 ⁽²⁾ exposed pad	37.5	°C/W
		QSOP-24	72	°C/W

Notes:

⁽¹⁾ According with JEDEC standard 51-7.

⁽²⁾ The exposed pad should be soldered directly to the PCB to realize the thermal benefits.

3 Electrical characteristics

$V_{DD} = 3.3\text{ V} - 5\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Table 5: Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{dd}	Supply voltage		3		5.5	V
V_{IH}	Input voltage high level		$0.8 \cdot V_{dd}$	-	V_{dd}	
V_{IL}	Input voltage low level		GND	-	$0.2 \cdot V_{dd}$	
V_{OL}	Serial data output voltage (SDO) ⁽¹⁾	$I_{OH} = -1\text{ mA}$	-	-	0.4	
V_{OH}		$I_{OL} = +1\text{ mA}$	$V_{DD} - 0.4$	-	-	
I_{OH}	Output leakage current	$V_o = 20\text{ V}$, Outn = OFF	-	-	0.5	μA
ΔI_{OL1}	Current accuracy channel to channel ⁽²⁾⁽³⁾	$V_{ds} = 0.3\text{ V}$, $R_{EXT} = 900\text{ W}$, $I_{OL} = 22\text{ mA}$	-	± 1	± 3	%
ΔI_{OL2}		$V_{ds} = 0.6\text{ V}$, $R_{EXT} = 360\text{ W}$, $I_{OL} = 55\text{ mA}$	-	± 1	± 3	
ΔI_{OL3}	Current accuracy device to device ⁽²⁾	$V_{ds} = 0.3\text{ V}$, $R_{EXT} = 900\text{ W}$, $I_{OL} = 22\text{ mA}$	-	-	± 6	%
ΔI_{OL4}		$V_{ds} = 0.6\text{ V}$, $R_{EXT} = 360\text{ W}$, $I_{OL} = 55\text{ mA}$	-	-	± 6	
$R_{IN(up)}$	Pull-up resistor for OE pin		250	500	800	KW
$R_{IN(down)}$	Pull-down resistor for LE pin		250	500	800	
IDD(OFF1)	Supply current (OFF)	$R_{EXT} = \text{OPEN}$ OUT 0 to 15 = OFF	-	3	7	mA
IDD(OFF2)		$R_{EXT} = 900\text{ W}$ OUT 0 to 15 = OFF	-	7	10	
IDD(OFF3)		$R_{EXT} = 360\text{ W}$ OUT 0 to 15 = OFF	-	11	13.5	
IDD(ON1)	Supply current (ON)	$R_{EXT} = 900\text{ W}$ OUT 0 to 15 = ON	-	7	11	
IDD(ON2)		$R_{EXT} = 360\text{ W}$ OUT 0 to 15 = ON	-	11	15	
$\%/dV_{DS}$	Output current vs. output voltage regulation	V_{DS} from 1.0 V to 3.0 V $I_o = 22\text{ mA}$ $I_o = 55\text{ mA}$	-	± 0.1	-	$\%/V$

Electrical characteristics

STP16CPC26

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
%/dV _{DD}	Output current vs. supply voltage regulation ⁽⁴⁾	I _o = 22 mA; V _{DS} = 0.3 V I _o = 55 mA; V _{DS} = 0.6 V	-	±1	-	%/V
Tsd	Thermal shutdown		-	170	-	°C
Tsd-hy	Thermal shutdown hysteresis ⁽⁴⁾		-	15	20	

Notes:

⁽¹⁾ Specification referred to T_J from -40 °C to +125 °C. Specification over the -40 to +125 °C T_J temperature range are assured by design, characterization and statistical correlation.

⁽²⁾ Tested with just one output ON.

⁽³⁾ $\Delta I_{OL+} = ((I_{OLmax} - I_{OLmean}) / I_{OLmean}) * 100$, $D_{IOL-} = ((I_{OLmin} - I_{OLmean}) / I_{OLmean}) * 100$, where $I_{OLmean} = (I_{OLout1} + I_{OLout2} + \dots + I_{OLout16}) / 16$.

⁽⁴⁾ Guaranteed by design.

$V_{DD} = 3.3\text{ V} - 5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Table 6: Switching characteristics


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
f_{clk}	Clock frequency		-	-	30	MHz	
t_{PLH1}	CLK - OUTn	$V_{DS} = 0.8\text{ V}$ $V_{IH} = V_{DD}$ $V_{IL} = GND$ $R_{EXT} = 900\ \Omega$ $RL = 50\ \Omega$ $CL = 10\text{ pF}$	-	100	-	ns	
t_{PLH2}	LE - OUTn		-	100	-		
t_{PLH3}	OE - OUTn		-	100	-		
t_{PLHa}	CLK - SDO		$V_{DD} = 3.3\text{ V}$	-	30		-
t_{PLHb}			$V_{DD} = 5\text{ V}$	-	20		-
t_{PHL1}	CLK - OUTn		-	28	-		
t_{PHL2}	LE - OUTn		-	28	-		
t_{PHL3}	OE - OUTn		-	25	-		
t_{PHLa}	CLK - SDO		$V_{DD} = 3.3\text{ V}$	-	30		-
t_{PHLb}			$V_{DD} = 5\text{ V}$	-	20		-
$t_{w(CLK)}$	CLK		Pulse width	20	-		-
$t_{w(L)}$	LE			20	-		-
$t_{w(OE)}$	OE			150	-		-
$t_{su(L)}$	Setup time for LE		5	-	-		
$t_{h(L)}$	Hold time for LE		5	-	-		
$t_{su(D)}$	Setup time for SDI		5	-	-		
$t_{h(D)}$	Hold time for SDI		10	-	-		
$t_r^{(1)}$	Maximum CLK rise time		-	-	5000		
$t_f^{(1)}$	Maximum CLK fall time		-	-	5000		
t_{or1a}	Output rise time of Vout	$V_{IH} = V_{DD}$, $V_{IL} = GND$	$V_{DD} = 3.3\text{ V}$	-	95	-	
t_{or1b}	Output rise time of Vout		$V_{DD} = 5\text{ V}$	-	85	-	
t_{of1a}	Output fall time of Vout	$V_{DS} = 0.8\text{ V}$, $RL = 50\ \Omega$	$V_{DD} = 3.3\text{ V}$	-	40	-	
t_{of1b}	Output fall time of Vout	$CL = 10\text{ pF}$ $I_{out} = 22\text{ mA}$	$V_{DD} = 5\text{ V}$	-	25	-	
t_{or2a}	Output rise time of Vout	$V_{IH} = V_{DD}$, $V_{IL} = GND$	$V_{DD} = 3.3\text{ V}$	-	80	-	
t_{or2b}	Output rise time of Vout		$V_{DD} = 5\text{ V}$	-	70	-	
t_{of2a}	Output fall time of Vout	$V_{DS} = 0.8\text{ V}$ $RL = 50\ \Omega$	$V_{DD} = 3.3\text{ V}$	-	40	-	
t_{of2b}	Output fall time of Vout	$CL = 10\text{ pF}$ $I_{out} = 55\text{ mA}$	$V_{DD} = 5\text{ V}$	-	30	-	
I_{out-ov}	Output current turn-on overshoot	$V_{DS} = 0.6\text{ to }3\text{ V}$ $CL = 10\text{ pF}$ $I_{out} = 5\text{ to }60\text{ mA}$	-	-	0	%	

Notes:

(1) If devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.


4 Simplified internal block diagram

Figure 2: STP16CPC26 simplified block diagram



5 Typical application circuit

Figure 3: Typical application circuit



6 Equivalent circuit and outputs

Figure 4: OE terminal




Figure 5: LE terminal




Figure 6: CLK, SDI terminal





Figure 7: SDO terminal



7 Typical test circuits

Figure 8: "Typical test circuit for electrical characteristics" and Figure 9: "Typical test circuit for switching characteristics" show respectively the typical test circuit used measuring electrical (e.g. input voltage high/low level, output leakage current, supply current, etc.) and switching characteristics (propagation delays, set-up and hold time, rise and fall time of V_{OUT} , etc.). The resistor R_L and capacitor C_L in parallel connected to each output in Figure 8: "Typical test circuit for electrical characteristics" simulate a LED behavior.

Figure 8: Typical test circuit for electrical characteristics





Figure 9: Typical test circuit for switching characteristics



8 Timing diagrams

The timing diagram shown in *Figure 10: "Timing diagram"* and the truth table in *Table 7: "Truth table"* explain how to send data to the device. This can be summarized in the following points:

- LE and \overline{OE} are level sensitive and not synchronized with the CLK signal
- When LE is at low level, the latch circuit holds previous data
- If LE is high level, data present in the shift register are latched
- When \overline{OE} is at low level, the status of the outputs OUT0 to OUT15 depends on the data in the latch circuits
- With \overline{OE} at high level, all outputs are switched off independently on the data stored in the latch circuits
- Every rising edge of the CLK signal, a new data on SDI pin is sampled. This data is loaded into the shift register, whereas a bit is shifted out from SDO

Figure 10: Timing diagram





Table 7: Truth table

Clock	LE	\overline{OE}	Serial-IN	$\overline{OUT0}$ $\overline{OUT7}$ $\overline{OUT15}$ ⁽¹⁾	SDO
┌┐	H	L	Dn	Dn Dn - 7 Dn -15	Dn - 15
┌┐	L	L	Dn + 1	No change	Dn - 14
┌┐	H	L	Dn + 2	Dn + 2 Dn - 5 Dn -13	Dn - 13
┐┌	X	L	Dn + 3	Dn + 2 Dn - 5 Dn -13	Dn - 13
┐┌	X	H	Dn + 3	OFF	Dn - 13

Notes:

⁽¹⁾ OUTn = ON when Dn = H, OUTn = OFF when Dn = L.

Figure 11: Timing for clock signal, serial-in and serial out data



AMG130220170701MT

The correct sampling of the data depends on the stability of the data at SDI on the rising edge of the clock signal and it is assured by a proper data setup and hold time ($t_{\text{SETUP}1}$ And t_{HOLD}), as shown in [Figure 11: "Timing for clock signal, serial-in and serial out data"](#). The same figure shows the propagation delay from CLK to SDO ($t_{\text{PLH}}/t_{\text{PHL}}$). [Figure 12: "Timing for clock signal serial-in data, latch enable, output enable and outputs"](#) describes the setup times for LE and $\overline{\text{OE}}$ signals ($t_{\text{SETUP}2}$ and $t_{\text{SETUP}3}$ respectively), the minimum duration of these signals (t_{WLAT} and t_{WENA} respectively) and the propagation delay from CLK to OUT_n , LE to OUT_n and $\overline{\text{OE}}$ to OUT_n ($t_{\text{PLH}1}/t_{\text{PHL}1}$, $t_{\text{PLH}2}/t_{\text{PHL}2}$ and $t_{\text{PLH}3}/t_{\text{PHL}3}$ respectively). Finally [Figure 13: "Outputs"](#) defines the turn-on and turn-off time (t_r and t_f) of the current generators.

Figure 12: Timing for clock signal serial-in data, latch enable, output enable and outputs





Figure 13: Outputs




9 Current generators characteristics

9.1 Current setting


The current of all outputs is programmed through an external resistor connected to R-EXT pin, as shown in *Figure 14: "Resistor for current programming"*. The curve in *Figure 15: "Output current vs R-EXT resistor"* describes the relation between the current and the resistor connected to R-EXT pin, whereas the *Table 8: "Recommended values of R_{ext} for some output current value"* shows how to set some typical current values.

Figure 14: Resistor for current programming



GIPD180420160836MT

Figure 15: Output current vs R-EXT resistor



GIPD180420160851MT

Table 8: Recommended values of R_{ext} for some output current value

Output current [mA]	R _{ext} [Ω]	Closer standard value (E24 series) [Ω]
5	4129	4300
10	2005	200
20	999	1000
40	471	470
60	322	330
90	217	220

9.2 Current accuracy

A typical current accuracy of ±1% (±3% maximum) between channels is guaranteed at 22 mA and 55 mA output current (refer to *Table 6: "Switching characteristics"*) and ± 6% (maximum) current accuracy between ICs.

9.3 Generators voltage drop

In order to correctly regulate the current, a minimum dropout voltage must be assured across the current generators.

Figure 16: "Dropout voltage vs output current" and Table 9: "Dropout voltage vs output current" provides just an indicative idea about the dropout voltage to assure over the current range. However it is recommended to use value of V_{DROP} slightly higher than those indicated in Figure 16: "Dropout voltage vs output current" and Table 9: "Dropout voltage vs output current".

Figure 16: Dropout voltage vs output current




Table 9: Dropout voltage vs output current

Output current [mA]	V_{DROP} @ 3.3 V [mV]	V_{DROP} @ 5 V [mV]
5	44	44
10	85	85
20	170	170
40	350	330
60	530	500
90	820	770

10 Thermal shutdown

The STP16CPC26 is featured with a thermal shutdown. This protection is triggered if the junction temperature reaches 170 °C. When the thermal shutdown is activated, all outputs are turned off independently on the data latched. Once the temperature decreases (thermal shutdown hysteresis is typically 15 °C), the outputs are enabled again and the device keeps on working.

Once the temperature decreases (thermal shutdown hysteresis is typically 15°C), the outputs are enabled again and the device keeps on working.

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

11.1 QSOP-24 package information

Figure 17: QSOP-24 package outline




Table 10: QSOP-24 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	1.54	1.62	1.73
A1	0.10	0.15	0.25
A2		1.47	
b	0.20		0.31
c	0.17		0.254
D	8.56	8.66	8.76
E	5.80	6.00	6.20
E1	3.80	3.91	4.01
e		0.635	
L	0.40	0.635	0.89
h	0.25	0.33	0.41
<	0°		8°

11.2 SO-24 package information

Figure 18: SO-24 package outline




Table 11: SO-24 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.35		2.65
A1	0.10		0.30
B	0.33		0.51
C	0.23		0.32
D	15.20		15.60
E	7.40		7.60
e		1.27	
H	10.00		10.65
h	0.25		0.75
L	0.40		1.27
k	0		8
ddd			0.10

11.3 TSSOP24 package information

Figure 19: TSSOP24 package outline




Table 12: TSSOP24 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.1
A1	0.05		0.15
A2		0.9	
b	0.19		0.30
c	0.09		0.20
D	7.7		7.9
E	4.3		4.5
e		0.65 BSC	
H	6.25		6.5
K	0°		8°
L	0.50		0.70

11.4 TSSOP24 exposed pad package information

Figure 20: TSSOP24 exposed pad package outline




Table 13: TSSOP24 exposed pad mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.20
A1			0.15
A2	0.80	1.00	1.05
b	0.19		0.30
c	0.09		0.20
D	7.70	7.80	7.90
D1	4.80	5.00	5.2
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
E2	3.00	3.20	3.40
e		0.65	
L	0.45	0.60	0.75
L1		1.00	
k	0°		8°
aaa			0.10

11.5 TSSOP24, TSSOP24 exposed pad and SO-24 packing information

Figure 21: TSSOP24, TSSOP24 exposed pad and SO-24 reel outline




Table 14: TSSOP24 and TSSOP24 exposed pad tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A		-	330
C	12.8	-	13.2
D	20.2	-	
N	60	-	
T		-	22.4
Ao	6.8	-	7
Bo	8.2	-	8.4
Ko	1.7	-	1.9
Po	3.9	-	4.1
P	11.9	-	12.1

Table 15: SO-24 tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A		-	330
C	12.8	-	13.2
D	20.2	-	
N	60	-	
T		-	30.4
Ao	10.8	-	11.0
Bo	15.7	-	15.9
Ko	2.9	-	3.1
Po	3.9	-	4.1
P	11.9	-	12.1

12 Revision history

Table 16: Document revision history

Date	Revision	Changes
04-Mar-2011	1	First release
05-Apr-2011	2	Updated Table 6
19-Jul-2012	3	Updated Table 7.
19-Jul-2012	4	Updated characteristics in Table 5: Electrical characteristics and Table 6: Switching characteristics. Minor text changes.
1-Jun-2014	5	Updated template and value Table 13: TSSOP24 exposed pad mechanical data.
13-Apr-2017	6	Updated <i>Figure 11: "Timing for clock signal, serial-in and serial out data"</i> and <i>Figure 12: "Timing for clock signal serial-in data, latch enable, output enable and outputs"</i> , <i>Section 11.1: "QSOP-24 package information"</i> . Minor text changes.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved