40MHz Non-Inverting Quad CMOS Driver

### Features

- Clocking speeds up to 40MHz
- 4 channels
- 12ns tr/tf at 1000pF  $C_{LOAD}$
- 1ns rise and fall time match
- 1.5ns prop delay match
- Low quiescent current <1mA
- Fast output enable function 12ns
- Wide output voltage range
- $8V \ge V_L \ge -5V$
- $-2V \le V_H \le 15V$
- 2A peak drive
- $3\Omega$  on resistance
- · Input level shifters
- TTL/CMOS input-compatible

## **Applications**

- · CCD drivers
- · Digital cameras
- Pin drivers
- · Clock/line drivers
- · Ultrasound transducer drivers
- Ultrasonic and RF generators
- · Level shifting

### **Ordering Information**

Part No.	Package	Tape & Reel	Outline #
EL7457CU	16-Pin QSOP	-	MDP0040
EL7457CU-T13	16-Pin QSOP	13"	MDP0040
EL7457CS	16-Pin SO (0.150")	-	MDP0027
EL7457CS-T7	16-Pin SO (0.150")	7"	MDP0027
EL7457CS-T13	16-Pin SO (0.150")	13"	MDP0027

### **General Description**


The EL7457C is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 40MHz and features 2A peak drive capability and a nominal on-resistance of just  $3\Omega$ . The EL7457C is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. It is also well suited to ATE pin driving, level-shifting, and clock-driving applications.

The EL7457C is capable of running from single or dual power supplies while using ground referenced inputs. Each output can be switched to either the high (V<sub>H</sub>) or low (V<sub>L</sub>) supply pins, depending on the related input pin. The inputs are compatible with both 3V and 5V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power

The EL7457C also features very fast rise and fall times which are matched to within 1ns. The propagation delay is also matched between rising and falling edges to within 2ns.

The EL7457C is available in both 16-pin QSOP and 16-pin SO (0.150") packages. It is specified for operation over the full -40°C to +85°C temperature range.

#### **Connection Diagram**



Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.

## 40MHz Non-Inverting Quad CMOS Driver

## Absolute Maximum Ratings (TA= 25°C)

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (V<sub>S</sub>+ to V<sub>S</sub>-) +16.5V Input Voltage V<sub>S</sub>--0.3V, V<sub>S</sub>++0.3V

Continuous Output Current 100mA

#### Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ .

### **Electrical Characteristics**

 $V_S$ + = +5V,  $V_S$ - = -5V,  $V_H$  = +5V,  $V_L$  = -5V,  $T_A$  = 25 $^{\circ}$ C, unless otherwise specified.


Parameter	Description	Condition	Min	Тур	Max	Unit
Input						
$V_{IH}$	Logic "1" Input Voltage		2.0			V
$I_{IH}$	Logic "1" Input Current	V <sub>IH</sub> = 5V		0.1	10	μΑ
$V_{\rm IL}$	Logic "0" Input Voltage				0.8	V
I <sub>IL</sub>	Logic "0" Input Current	$V_{IL} = 0V$		0.1	10	μΑ
C <sub>IN</sub>	Input Capacitance			3.5		pF
R <sub>IN</sub>	Input Resistance			50		ΜΩ
Output						
R <sub>OH</sub>	ON Resistance V <sub>H</sub> to OUTx	$I_{OUT} = -100 \text{mA}$		4.5	6	Ω
R <sub>OL</sub>	ON Resistance V <sub>L</sub> to OUTx	$I_{OUT} = +100 \text{mA}$		4	6	Ω
I <sub>LEAK</sub>	Output Leakage Current	$V_H = V_S +$ , $V_L = V_S -$		0.1	10	μΑ
$I_{PK}$	Peak Output Current	Source		2.0		A
		Sink		2.0		A
Power Supply	7					
Is	Power Supply Current	Inputs = V <sub>S</sub> +		0.5	1.5	mA
Switching Ch	aracteristics	•	·	•		•
$t_R$	Rise Time	$C_L = 1000 pF$		13.5		ns
t <sub>F</sub>	Fall Time	$C_L = 1000pF$		13		ns
$t_{RF\Delta}$	t <sub>R</sub> , t <sub>F</sub> Mismatch	$C_L = 1000 pF$		0.5		ns
t <sub>D</sub> +	Turn-Off Delay Time	$C_L = 1000 pF$		12.5		ns
t <sub>D</sub> -	Turn-On Delay Time	$C_L = 1000 pF$		14.5		ns
$t_{\mathrm{DD}}$	t <sub>D-1</sub> - T <sub>D-2</sub> Mismatch	$C_{L} = 1000 pF$		2		ns
TENABLE	Enable Delay Time			12		ns
T <sub>DISABLE</sub>	Disable Delay Time			12		ns


### **Electrical Characteristics**

 $V_{S}+$  = +15V,  $V_{S}-$  = 0V,  $V_{H}$  = +15V,  $V_{L}$  = 0V,  $T_{A}$  = 25°C, unless otherwise specified

Parameter	Description	Condition	Min	Тур	Max	Unit
Input		<u> </u>		•		•
V <sub>IH</sub>	Logic "1" Input Voltage		2.4			V
I <sub>IH</sub>	Logic "1" Input Current	$V_{IH} = 5V$		0.1	10	μΑ
V <sub>IL</sub>	Logic "0" Input Voltage				0.8	V
I <sub>IL</sub>	Logic "0" Input Current	$V_{IL} = 0V$		0.1	10	μΑ
C <sub>IN</sub>	Input Capacitance			3.5		pF
R <sub>IN</sub>	Input Resistance			50		ΜΩ
Output		·				
R <sub>OH</sub>	ON Resistance V <sub>H</sub> to OUT	$I_{OUT} = -100 \text{mA}$		3.5	5	Ω
R <sub>OL</sub>	ON Resistance V <sub>L</sub> to OUT	$I_{OUT} = +100 \text{mA}$		3	5	Ω
I <sub>LEAK</sub>	Output Leakage Current	$V_H = V_S +$ , $V_L = V_{S^-}$		0.1	10	μΑ
$I_{PK}$	Peak Output Current	Source		2.0		A
		Sink		2.0		A
Power Supply	,	·				
I <sub>S</sub>	Power Supply Current	Inputs = V <sub>S</sub> +		0.8	2	mA
Switching Ch	aracteristics	·		•		•
t <sub>R</sub>	Rise Time	$C_L = 1000 pF$		11		ns
$t_{\rm F}$	Fall Time	$C_{L} = 1000 pF$		12		ns
$t_{RF\Delta}$	t <sub>R</sub> , t <sub>F</sub> Mismatch	$C_{L} = 1000 pF$		1		ns
t <sub>D</sub> +	Turn-Off Delay Time	$C_{L} = 1000 pF$		11.5		ns
t <sub>D</sub> -	Turn-On Delay Time	$C_L = 1000 pF$		13		ns
t <sub>DD</sub>	t <sub>D-1</sub> - t <sub>D-2</sub> Mismatch	$C_{L} = 1000 pF$		1.5		ns
T <sub>ENABLE</sub>	Enable Delay Time			12		ns
T <sub>DISABLE</sub>	Disable Delay Time			12		ns

# 40MHz Non-Inverting Quad CMOS Driver







# **Nominal Operating Voltage Range**

Pin	Min	Max
V <sub>S</sub> + to V <sub>S</sub> -	5V	15V
V <sub>S</sub> - to GND	-5V	0V
$V_{\mathrm{H}}$	V <sub>S</sub> - + 2.5V	V <sub>S</sub> +
$V_{ m L}$	V <sub>S</sub> -	V <sub>S</sub> +
V <sub>H</sub> to V <sub>L</sub>	0V	15V
V <sub>L</sub> to V <sub>S</sub> -	0V	8V

# **Timing Diagram**






# 40MHz Non-Inverting Quad CMOS Driver

<b>Pin Description</b>
------------------------

Pin	Name	Function	Equivalent Circuit
1	INA	Input channel A	INPUT V <sub>S</sub> +
2	OE	Output Enable	Circuit 1 (Reference Circuit 1)
3	INB	Input channel B	(Reference Circuit 1)
4	VL	Low voltage input pin	(Reference circuit 1)
5	GND	Input logic ground	
6	NC	No connection	
7	INC	Input channel C	(Reference Circuit 1)
8	IND	Input channel D	(Reference Circuit 1)
9	VS-	Negative supply voltage	(Reference Circuit 1)
10	OUTD	Output channel D	V <sub>S</sub> + V <sub>S</sub> + O OUTPUT V <sub>S</sub> - O V <sub>S</sub> - O V <sub>L</sub> Circuit 2
11	OUTC	Output channel C	(Reference Circuit 2)
12	VH	High voltage input pin	
13	NC	No connection	
14	OUTB	Output channel B	(Reference Circuit 2)
15	OUTA	Output channel A	(Reference Circuit 2)
16	VS+	Positive supply voltage	(

# **Block Diagram**



## **Applications Information**

#### **Product Description**

The EL7457C is a high performance 40MHz high speed quad driver. Each channel of the EL7457C consists of a single P-channel high side driver and a single N-channel low side driver. These  $3\Omega$  devices will pull the output (OUT $_{\rm X}$ ) to either the high or low voltage, on  $V_{\rm H}$  and  $V_{\rm L}$  respectively, depending on the input logic signal (IN $_{\rm X}$ ). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the EL7457C. This pin, when pulled low will put all outputs in to the high impedance state.

The EL7457C is available in both the 16-pin SO (0.150") and the space saving 16-pin QSOP packages. The relevant package should be chosen depending on the calculated power dissipation.

#### **Supply Voltage Range and Input Compatibility**

The EL7457C is designed for operation on supplies from 5V to 15V with 10% tolerance (i.e. 4.5V to 16.5V). The table on page 6 shows the specifications for the relationship between the  $V_{S^+}, V_{S^-}, V_H, V_L$ , and GND pins. The EL7457C does not contain a true analog switch and therefore  $V_L$  should always be less than  $V_H$ .

All input pins are compatible with both 3V and 5V CMOS signals With a positive supply  $(V_S+)$  of 5V, the EL7457C is also compatible with TTL inputs.

#### **Power Supply Bypassing**

When using the EL7457C, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7457C necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a  $4.7\mu F$  tantalum capacitor be used in parallel with a  $0.1\mu F$  low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the  $V_H$  and  $V_L$  pins have some level of bypassing, especially if the EL7457C is driving highly capacitive loads.

#### **Power Dissipation Calculation**

When switching at high speeds, or driving heavy loads, the EL7457C drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below  $T_{\rm JMAX}$  (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting package type.

Power dissipation may be calculated:

$$PD = (V_S \times I_S) + \sum_{1}^{4} (C_{INT} \times V_S^2 \times f) + (C_L \times V_{OUT}^2 \times f)$$

where:

 $V_{S}$  is the total power supply to the EL7457C (from  $V_{S}\text{+}$  to  $V_{S}\text{-})$ 

V<sub>OUT</sub> is the swing on the output (V<sub>H</sub> - V<sub>L</sub>)

C<sub>L</sub> is the load capacitance

C<sub>INT</sub> is the internal load capacitance (80pF max)

Is is the quiescent supply current (3mA max)

f is frequency

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:

$$T_{JMAX} = T_{MAX} + \Theta_{JA} \times PD$$

where:

 $T_{\rm JMAX}$  is the maximum junction temperature (125°C)

 $T_{\mathrm{MAX}}$  is the maximum ambient operating temperature

PD is the power dissipation calculated above

 $\theta_{JA}$  is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves on page 5

40MHz Non-Inverting Quad CMOS Driver

#### **General Disclaimer**

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



### Elantec Semiconductor, Inc.

675 Trade Zone Blvd. Milpitas, CA 95035 Telephone: (408) 945-1323 (888) ELANTEC

Fax: (408) 945-9305 European Office: +44-118-977-6020

Japan Technical Center: +81-45-682-5820

### **WARNING - Life Support Policy**

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.