


THS6052, THS6053 175 mA, ± 12 V ADSL CPE LINE DRIVERS


SLOS293D – JUNE 2000 – REVISED DECEMBER 2001

- **Remote Terminal ADSL Line Driver**
 - Ideal for Both Full Rate ADSL and G.Lite
 - Compatible With 1:1 Transformer Ratio
- **Low 2.7 pA/ $\sqrt{\text{Hz}}$ Noninverting Current Noise**
 - Reduces Noise Feedback Through Hybrid Into Downstream Channel
- **Wide Supply Voltage Range ± 5 V to ± 15 V**
 - Ideal for ± 12 -V Operation
- **Wide Output Swing**
 - 42 Vpp Differential Output Voltage, $R_L = 200 \Omega$, ± 12 -V Supply
- **High Output Current**
 - 175 mA (typ)
- **High Speed**
 - 110 MHz (-3 dB, $G=8$, ± 12 V)
 - 1500 V/ μs Slew Rate ($G = 8$, ± 12 V)
- **Low Distortion, Single-Ended, $G = 8$**
 - -83 dBc (250 kHz, 2 Vpp, 100- Ω load)
- **Low Power Shutdown (THS6053)**
 - 300- μA Total Standby Current
- **Thermal Shutdown and Short Circuit Protection**
- **Standard SOIC, SOIC PowerPAD, and TSSOP PowerPAD™ Package**
- **Evaluation Module Available**

THS6052
SOIC (D) AND
SOIC PowerPAD™ (DDA) PACKAGE
(TOP VIEW)




THS6053
SOIC (D) AND
TSSOP PowerPAD™ (PWP) PACKAGE
(TOP VIEW)



description

The THS6052/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from ± 12 -V supply voltages while drawing only 5.2 mA of supply current per channel. It offers low -83 dBc total harmonic distortion driving a 100- Ω load (2 Vpp). The THS6052/3 offers a high 42-Vpp differential output swing across a 200- Ω load from a ± 12 -V supply. The THS6053 features a low-power shutdown mode, consuming only 300 μA quiescent current per channel. The THS6052/3 is packaged in a standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD™ packages.



RELATED PRODUCTS

| DEVICE | DESCRIPTION |
|-----------|---|
| THS6042/3 | 350-mA, ± 12 V ADSL CPE line driver |
| THS6092/3 | 275-mA, +12 V ADSL CPE line driver |
| OPA2677 | 380-mA, +12 V ADSL CPE line driver |
| THS6062 | Low noise ADSL receiver |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

THS6052, THS6053 175 mA, ±12 V ADSL CPE LINE DRIVERS

SLOS293D – JUNE 2000 – REVISED DECEMBER 2001

AVAILABLE OPTION

| T _A | PACKAGED DEVICE | | | | EVALUATION MODULES |
|----------------|-----------------|-----------------------|-------------|----------------|--------------------------|
| | SOIC-8 (D) | SOIC-8 PowerPAD (DDA) | SOIC-14 (D) | TSSOP-14 (PWP) | |
| 0°C to 70°C | THS6052CD | THS6052CDDA | THS6053CD | THS6053CPWP | THS6052EVM THS6053EVM |
| –40°C to 85°C | THS6052ID | THS6052IDDA | THS6053ID | THS6053IPWP | — |

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| | |
|---|-------------------------------|
| Supply voltage, V _{CC+} to V _{CC–} | 33 V |
| Input voltage | ± V _{CC} |
| Output current (see Note 1) | 275 mA |
| Differential input voltage | ± 4 V |
| Maximum junction temperature | 150°C |
| Total power dissipation at (or below) 25°C free-air temperature | See Dissipation Ratings Table |
| Operating free-air temperature, T _A : Commercial | 0°C to 70°C |
| Industrial | –40°C to 85°C |
| Storage temperature, T _{stg} : Commercial | –65°C to 125°C |
| Industrial | –65°C to 125°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 300°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6052 and THS6053 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

DISSIPATION RATING TABLE

| PACKAGE | θ _{JA} | θ _{JC} | T _A = 25°C T _J = 150°C POWER RATING |
|---------|-----------------|-----------------|---|
| D-8 | 95°C/W‡ | 38.3°C/W‡ | 1.32 W |
| DDA | 45.8°C/W‡ | 9.2°C/W‡ | 2.73 W |
| D-14 | 66.6°C/W‡ | 26.9°C/W‡ | 1.88 W |
| PWP | 37.5°C/W | 1.4°C/W | 3.3 W |

‡ This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ_{JA} is 168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|--|---------------|-----|-----|-----|------|
| Supply voltage, V _{CC+} to V _{CC–} | Dual supply | ±5 | | ±15 | V |
| | Single supply | 10 | | 30 | |
| Operating free-air temperature, T _A | C-suffix | 0 | | 70 | °C |
| | I-suffix | –40 | | 85 | |



electrical characteristics over recommended operating free-air temperature range, $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 12\text{ V}$, $R_{FEEDBACK} = 750\ \Omega$, $R_L = 100\ \Omega$ (unless otherwise noted)

dynamic performance

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------|--------------------------------|---------------------------|---------------------------------|-----------------------------|--|------|------|
| BW | Small-signal bandwidth (–3 dB) | $R_L = 50\ \Omega$ | G= 1, $R_F = 1\ \text{k}\Omega$ | $V_{CC} = \pm 5\ \text{V}$ | 110 | | MHz |
| | | | | $V_{CC} = \pm 12\ \text{V}$ | 120 | | |
| | | | G= 2, $R_F = 680\ \Omega$ | 100 | | | |
| | | | | G= 8, $R_F = 330\ \Omega$ | $V_{CC} = \pm 5\ \text{V}, \pm 12\ \text{V}$ | | |
| | | $R_L = 100\ \Omega$ | G= 1, $R_F = 1\ \text{k}\Omega$ | | $V_{CC} = \pm 5\ \text{V}$ | 150 | |
| | | | | $V_{CC} = \pm 12\ \text{V}$ | 170 | | |
| | | | G= 2, $R_F = 680\ \Omega$ | 135 | | | |
| | | | | G= 8, $R_F = 330\ \Omega$ | $V_{CC} = \pm 5\ \text{V}, \pm 12\ \text{V}$ | | |
| SR | Slew rate (see Note 2), G=8 | $V_O = 4\ \text{V}_{PP}$ | $V_{CC} = \pm 5\ \text{V}$ | | $V_{CC} = \pm 5\ \text{V}$ | 650 | |
| | | | $V_{CC} = \pm 12\ \text{V}$ | $V_{CC} = \pm 12\ \text{V}$ | 850 | | |
| | | | $V_{CC} = \pm 15\ \text{V}$ | $V_{CC} = \pm 15\ \text{V}$ | 950 | | |
| | | $V_O = 16\ \text{V}_{PP}$ | $V_{CC} = \pm 12\ \text{V}$ | $V_{CC} = \pm 12\ \text{V}$ | 1500 | | |
| | | | $V_{CC} = \pm 15\ \text{V}$ | $V_{CC} = \pm 15\ \text{V}$ | 1700 | | |
| | | | | $V_{CC} = \pm 15\ \text{V}$ | $V_{CC} = \pm 15\ \text{V}$ | 1700 | |

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------|--|--|--|---------------------------|-----|------------------------|------|
| THD | Total harmonic distortion (single-ended configuration) | Gain = 8, $R_L = 100\ \Omega$, $V_{CC} = \pm 12\ \text{V}$, $f = 250\ \text{kHz}$ | $V_O(pp) = 2\ \text{V}$ | –83 | | dBc | |
| | | | $V_O(pp) = 16\ \text{V}$ | –78 | | | |
| | | Gain = 8, $R_L = 50\ \Omega$, $V_{CC} = \pm 5\ \text{V}$, $f = 250\ \text{kHz}$ | $V_O(pp) = 2\ \text{V}$ | –74 | | | |
| | | | $V_O(pp) = 6\ \text{V}$ | –72 | | | |
| V_n | Input voltage noise | $V_{CC} = \pm 5\ \text{V}$, $f = 10\ \text{kHz}$, $\pm 12\ \text{V}$ | | 2.1 | | nV/ $\sqrt{\text{Hz}}$ | |
| I_n | Input current noise | +Input | $f = 10\ \text{kHz}$, $V_{CC} = \pm 5\ \text{V}$, $V_{CC} = \pm 12\ \text{V}$, $V_{CC} = \pm 15\ \text{V}$ | 2.7 | | pA/ $\sqrt{\text{Hz}}$ | |
| | | –Input | | 10.7 | | | |
| X_T | Crosstalk | $f = 250\ \text{kHz}$, G = 2, $R_L = 100\ \Omega$ | $V_{CC} = \pm 12\ \text{V}$, $R_L = 100\ \Omega$ | $V_O = 2\ \text{V}_{p-p}$ | –79 | | dBc |
| | | $f = 250\ \text{kHz}$, G = 2, $R_L = 50\ \Omega$ | $V_{CC} = \pm 5\ \text{V}$, $R_L = 50\ \Omega$ | $V_O = 2\ \text{V}_{p-p}$ | –71 | | |

THS6052, THS6053

175 mA, ± 12 V ADSL CPE LINE DRIVERS

SLOS293D – JUNE 2000 – REVISED DECEMBER 2001

electrical characteristics over recommended operating free-air temperature range, $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 12$ V, $R_{FEEDBACK} = 750\ \Omega$, $R_L = 100\ \Omega$ (unless otherwise noted) (continued)

dc performance

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|---------------------------------|--|-----------------------------|-----|------------------------------|---------------|
| V _{OS} | Input offset voltage | $V_{CC} = \pm 12$ V, $V_{CC} = \pm 6$ V | $T_A = 25^\circ\text{C}$ | 5 | 10 | mV |
| | | | $T_A = \text{full range}$ | | 15 | |
| | Differential offset voltage | | $T_A = 25^\circ\text{C}$ | 3 | 6 | |
| | | | $T_A = \text{full range}$ | | 8 | |
| Offset drift | | $T_A = \text{full range}$ | | 30 | $\mu\text{V}/^\circ\text{C}$ | |
| I _{IB} | – Input bias current | $V_{CC} = \pm 12$ V, $V_{CC} = \pm 6$ V | $T_A = 25^\circ\text{C}$ | 5 | 10 | μA |
| | | | $T_A = \text{full range}$ | | 12 | |
| | + Input bias current | | $T_A = 25^\circ\text{C}$ | 2 | 5 | |
| | | | $T_A = \text{full range}$ | | 6 | |
| | Differential input bias current | | $T_A = 25^\circ\text{C}$ | 5 | 10 | |
| $T_A = \text{full range}$ | | | 12 | | | |
| Z _{OL} | Open loop transimpedance | $V_{CC} = \pm 12$ V, $V_{CC} = \pm 6$ V | $R_L = 1\ \text{k}\Omega$, | 1 | | M Ω |

input characteristics

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---------------------------------|--|---------------------------|------------|-----|------------|
| V _{ICR} | Input common-mode voltage range | $V_{CC} = \pm 12$ V | ± 9.7 | ± 10.1 | | V |
| | | $V_{CC} = \pm 6$ V | ± 3.8 | ± 4.2 | | |
| CMRR | Common-mode rejection ratio | $V_{CC} = \pm 12$ V, $V_{CC} = \pm 6$ V | $T_A = 25^\circ\text{C}$ | 59 | 66 | dB |
| | | | $T_A = \text{full range}$ | 57 | | |
| R _I | Input resistance | + Input | | 1.5 | | M Ω |
| | | – Input | | 15 | | Ω |
| C _I | Input capacitance | | | 2 | | pF |

output characteristics

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-----------------------|--|---------------------|------------|------------|----------|
| V _O | Output voltage swing | $R_L = 50\ \Omega$, $V_{CC} = \pm 6$ V | | ± 4.2 | ± 4.6 | V |
| | | | Single ended | | | |
| | | $R_L = 100\ \Omega$ | $V_{CC} = \pm 12$ V | ± 10.1 | ± 10.5 | |
| | | $V_{CC} = \pm 6$ V | ± 4.4 | ± 4.8 | | |
| I _O | Output current | $R_L = 25\ \Omega$, $V_{CC} = \pm 12$ V | 150 | 175 | mA | |
| | | $R_L = 10\ \Omega$, $V_{CC} = \pm 6$ V | 150 | 175 | | |
| I _{SC} | Short-circuit current | $R_L = 0\ \Omega$, $V_{CC} = \pm 12$ V | | 250 | | mA |
| | Output resistance | Open loop | | 14 | | Ω |



THS6052, THS6053

175 mA, ±12 V ADSL CPE LINE DRIVERS

SLOS293D – JUNE 2000 – REVISED DECEMBER 2001

electrical characteristics over recommended operating free-air temperature range, $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 12\text{ V}$, $R_{FEEDBACK} = 750\ \Omega$, $R_L = 100\ \Omega$ (unless otherwise noted) (continued)

power supply

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------|---------------------------------|----------------------------|---------------------------|------|-----|-------|------|
| V_{CC} | Operating range | Dual supply | | ±4.5 | | ±16.5 | V |
| | | Single supply | | 9 | | 33 | |
| I_{CC} | Quiescent current (each driver) | $V_{CC} = \pm 12\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 5.2 | 7 | mA |
| | | | $T_A = \text{full range}$ | | | 8 | |
| | | $V_{CC} = \pm 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 4.5 | 6.5 | |
| | | | $T_A = \text{full range}$ | | | 7.5 | |
| PSRR | Power supply rejection ratio | $V_{CC} = \pm 12\text{ V}$ | $T_A = 25^\circ\text{C}$ | -64 | -62 | | dB |
| | | | $T_A = \text{full range}$ | | -61 | - | |
| | | $V_{CC} = \pm 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | -60 | -70 | | |
| | | | $T_A = \text{full range}$ | | -58 | | |

shutdown characteristics (THS6053 only)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------------|--|--|--|-----|-----|-----|---------------|
| $V_{IL}(\text{SHDN})$ | Shutdown pin voltage for power up | $V_{CC} = \pm 6\text{ V}, \pm 12\text{ V}$ GND = 0 V, (GND Pin as Reference) | | | | 0.8 | V |
| $V_{IH}(\text{SHDN})$ | Shutdown pin voltage for power down | $V_{CC} = \pm 6\text{ V}, \pm 12\text{ V}$, GND = 0 V, (GND Pin as Reference) | | 2 | | | V |
| $I_{CC}(\text{SHDN})$ | Total quiescent current when in shutdown state | $V_{GND} = 0\text{ V}$, $V_{CC} = \pm 6\text{ V}, \pm 12\text{ V}$ | | | 0.3 | 0.7 | mA |
| t_{DIS} | Disable time (see Note 3) | $V_{CC} = \pm 12\text{ V}$ | | | 0.1 | | μs |
| t_{EN} | Enable time (see Note 3) | $V_{CC} = \pm 12\text{ V}$ | | | 0.4 | | μs |
| $I_{IL}(\text{SHDN})$ | Shutdown pin input bias current for power up | $V_{CC} = \pm 6\text{ V}, \pm 12\text{ V}$ | | | 40 | 100 | μA |
| $I_{IH}(\text{SHDN})$ | Shutdown pin input bias current for power down | $V_{CC} = \pm 6\text{ V}, \pm 12\text{ V}$, $V(\text{SHDN}) = 3.3\text{ V}$ | | | 50 | 100 | μA |

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

THS6052, THS6053 175 mA, ± 12 V ADSL CPE LINE DRIVERS

SLOS293D – JUNE 2000 – REVISED DECEMBER 2001

APPLICATION INFORMATION




Figure 1. THS6052 ADSL Application With 1:1 Transformer Ratio

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| THS6052CDDA | ACTIVE | SO PowerPAD | DDA | 8 | 75 | RoHS & Green | SN | Level-1-260C-UNLIM | 0 to 70 | 6052C | Samples |
| THS6052ID | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 6052I | Samples |
| THS6052IDDA | ACTIVE | SO PowerPAD | DDA | 8 | 75 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 85 | 6052I | Samples |
| THS6053CPWPR | ACTIVE | HTSSOP | PWP | 14 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | HS6053C | Samples |
| THS6053IPWP | ACTIVE | HTSSOP | PWP | 14 | 90 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | HS6053I | Samples |
| THS6053IPWPR | ACTIVE | HTSSOP | PWP | 14 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | HS6053I | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| THS6053CPWPR | HTSSOP | PWP | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| THS6053IPWPR | HTSSOP | PWP | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| THS6053CPWPR | HTSSOP | PWP | 14 | 2000 | 350.0 | 350.0 | 43.0 |
| THS6053IPWPR | HTSSOP | PWP | 14 | 2000 | 350.0 | 350.0 | 43.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| THS6052CDDA | DDA | HSOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS6052ID | D | SOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS6052IDDA | DDA | HSOIC | 8 | 75 | 505.46 | 6.76 | 3810 | 4 |
| THS6053IPWP | PWP | HTSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

GENERIC PACKAGE VIEW


PWP 14

PowerPAD TSSOP - 1.2 mm max height



4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224995/A



4229706/A 06/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 12X

| STENCIL THICKNESS | SOLDER STENCIL OPENING |
|-------------------|------------------------|
| 0.1 | 2.91 X 2.90 |
| 0.125 | 2.60 X 2.59 (SHOWN) |
| 0.15 | 2.37 X 2.36 |
| 0.175 | 2.20 X 2.19 |

4229706/A 06/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated