- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C**
- **High-Impedance State During Power Up and Power Down**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54ABT16374A . . . WD PACKAGE
SN74ABT16374A . . . DGG OR DL PACKAGE
(TOP VIEW)

1$\overline{OE}$	1		48	1CLK
1Q1	2		47	1D1
1Q2	3		46	1D2
GND	4		45	GND
1Q3	5		44	1D3
1Q4	6		43	1D4
V_{CC}	7		42	V_{CC}
1Q5	8		41	1D5
1Q6	9		40	1D6
GND	10		39	GND
1Q7	11		38	1D7
1Q8	12		37	1D8
2Q1	13		36	2D1
2Q2	14		35	2D2
GND	15		34	GND
2Q3	16		33	2D3
2Q4	17		32	2D4
V_{CC}	18		31	V_{CC}
2Q5	19		30	2D5
2Q6	20		29	2D6
GND	21		28	GND
2Q7	22		27	2D7
2Q8	23		26	2D8
2$\overline{OE}$	24		25	2CLK

description

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ($\overline{OE}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

$\overline{OE}$ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16374A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16374A is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

1

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
$\overline{\text{OE}}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol[†]

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... –0.5 V to 7 V
Input voltage range, V_I (see Note 1) .... –0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O .... –0.5 V to 5.5 V
Current into any output in the low state, I_O: SN54ABT16374A .... 96 mA
SN74ABT16374A .... 128 mA
Input clamp current, I_{IK} ($V_I < 0$) .... –18 mA
Output clamp current, I_{OK} ($V_O < 0$) .... –50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package .... 89°C/W
DL package .... 94°C/W
Storage temperature range, T_{stg} .... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54ABT16374A		SN74ABT16374A		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8	V
V_I	Input voltage		0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current			–24		–32	mA
I_{OL}	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T_A	Operating free-air temperature		–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

![Texas Instruments logo] TEXAS INSTRUMENTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A = 25°C$			SN54ABT16374A		SN74ABT16374A		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V_{IK}		$V_{CC} = 4.5$ V, $I_I = -18$ mA			−1.2		−1.2		−1.2	V
V_{OH}		$V_{CC} = 4.5$ V, $I_{OH} = -3$ mA	2.5			2.5		2.5		V
		$V_{CC} = 5$ V, $I_{OH} = -3$ mA	3			3		3		
		$V_{CC} = 4.5$ V $\quad I_{OH} = -24$ mA	2			2				
		$I_{OH} = -32$ mA	2*						2	
V_{OL}		$V_{CC} = 4.5$ V $\quad I_{OL} = 48$ mA			0.55		0.55			V
		$I_{OL} = 64$ mA			0.55*				0.55	
V_{hys}				100						mV
I_I		$V_{CC} = 0$ to 5.5 V, $V_I = V_{CC}$ or GND			±1		±1		±1	µA
I_{OZPU}‡		$V_{CC} = 0$ to 2.1 V, $V_O = 0.5$ to 2.7 V, $\overline{OE} = X$			±50		±50		±50	µA
I_{OZPD}‡		$V_{CC} = 2.1$ V to 0, $V_O = 0.5$ to 2.7 V, $\overline{OE} = X$			±50		±50		±50	µA
I_{OZH}		$V_{CC} = 2.1$ V to 5.5 V, $V_O = 2.7$ V, $\overline{OE} \geq 2$ V			10		10		10	µA
I_{OZL}		$V_{CC} = 2.1$ V to 5.5 V, $V_O = 0.5$ V, $\overline{OE} \geq 2$ V			−10		−10		−10	µA
I_{off}		$V_{CC} = 0$, V_I or $V_O \leq 4.5$ V			±100				±100	µA
I_{CEX}	Outputs high	$V_{CC} = 5.5$ V, $V_O = 5.5$ V			50		50		50	µA
I_O§		$V_{CC} = 5.5$ V, $V_O = 2.5$ V	−50	−100	−180	−50	−180	−50	−180	mA
I_{CC}	Outputs high	$V_{CC} = 5.5$ V, $I_O = 0$, $V_I = V_{CC}$ or GND			2		2		2	mA
	Outputs low				72		72		72	
	Outputs disabled				2		2		2	
ΔI_{CC}¶		$V_{CC} = 5.5$ V, One input at 3.4 V, Other inputs at V_{CC} or GND			1.5		1.5		1.5	mA
C_i		$V_I = 2.5$ V or 0.5 V		3.5						pF
C_o		$V_O = 2.5$ V or 0.5 V		9.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.
† All typical values are at $V_{CC} = 5$ V.
‡ This parameter is characterized, but not production tested.
§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		$V_{CC} = 5$ V, $T_A = 25°C$#		SN54ABT16374A		SN74ABT16374A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150	0	150	0	150	MHz
t_w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t_{su}	Setup time, data before CLK↑	1.1		1.3		1.1		ns
t_h	Hold time, data after CLK↑	1.3		1.5		1.3		ns

# These values apply only to the SN74ABT16374A.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT16374A V_{CC} = 5 V, T_A = 25°C					UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}			150			150		MHz
t_{PLH}	CLK	Q	1.8	4.3	5.7	1.5	6.9	ns
t_{PHL}			2.7	4.7	6.1	2.2	6.9	
t_{PZH}	$\overline{OE}$	Q	1.2	3.4	4.8	0.8	6.1	ns
t_{PZL}			1.6	3.5	4.9	1.2	5.5	
t_{PHZ}	$\overline{OE}$	Q	2.2	5.5	8.6	1.8	9.6	ns
t_{PLZ}			2.2	4.3	6.2	1.8	7.2	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74ABT16374A V_{CC} = 5 V, T_A = 25°C					UNIT
			MIN	TYP	MAX	MIN	MAX	
f_{max}			150			150		MHz
t_{PLH}	CLK	Q	1.8	4.3	5.4	1.8	6.2	ns
t_{PHL}			2.7	4.7	5.6	2.7	5.9	
t_{PZH}	$\overline{OE}$	Q	1.2	3.4	4.8	1.2	5.6	ns
t_{PZL}			1.6	3.5	4.7	1.6	5.3	
t_{PHZ}	$\overline{OE}$	Q	2.2	5.5	7.1	2.2	8.2	ns
t_{PLZ}			2.2	4.3	5.8	2.2	6.6	

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT

From Output Under Test

$C_L = 50$ pF (see Note A)

500 Ω

500 Ω

S1

7 V

Open

GND

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open

VOLTAGE WAVEFORMS
PULSE DURATION

t_w

Input 1.5 V 1.5 V, 3 V, 0 V

VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

Timing Input 1.5 V, 3 V, 0 V

t_{su} t_h

Data Input 1.5 V 1.5 V, 3 V, 0 V

VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

Input 1.5 V 1.5 V, 3 V, 0 V

t_{PLH} t_{PHL}

Output 1.5 V 1.5 V, V_{OH}, V_{OL}

t_{PHL} t_{PLH}

Output 1.5 V 1.5 V, V_{OH}, V_{OL}

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

Output Control 1.5 V 1.5 V, 3 V, 0 V

t_{PZL} t_{PLZ}

Output Waveform 1 S1 at 7 V (see Note B) 1.5 V, 3.5 V, $V_{OL} + 0.3$ V, V_{OL}

t_{PZH} t_{PHZ}

Output Waveform 2 S1 at Open (see Note B) 1.5 V, $V_{OH} - 0.3$ V, V_{OH}, ≈ 0 V

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50$ Ω, $t_r ≤ 2.5$ ns, $t_f ≤ 2.5$ ns.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9320101MXA	ACTIVE	CFP	WD	48	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9320101MX A SNJ54ABT16374A WD	Samples
SN74ABT16374ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16374A	Samples
SN74ABT16374ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16374A	Samples
SN74ABT16374ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16374A	Samples
SN74ABT16374ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16374A	Samples
SNJ54ABT16374AWD	ACTIVE	CFP	WD	48	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9320101MX A SNJ54ABT16374A WD	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT16374A, SN74ABT16374A :

- Catalog: SN74ABT16374A

- Military: SN54ABT16374A

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

- Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16374ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABT16374ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16374ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT16374ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

DGG (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE PACKAGE**

48 PINS SHOWN

PINS ** DIM	48	56	64
A MAX	12,60	14,10	17,10
A MIN	12,40	13,90	16,90

0,50

$\dfrac{0,27}{0,17}$ ⊕   0,08 Ⓜ

48   25

$\dfrac{6,20}{6,00}$ $\dfrac{8,30}{7,90}$

0,15 NOM

Gage Plane

0,25

0°–8°

$\dfrac{0,75}{0,50}$

1   24

A

1,20 MAX

$\dfrac{0,15}{0,05}$

Seating Plane

△ 0,10

4040078 / F 12/97

NOTES: A. All linear dimensions are in millimeters.
           B. This drawing is subject to change without notice.
           C. Body dimensions do not include mold protrusion not to exceed 0,15.
           D. Falls within JEDEC MO-153

WD (R-GDFP-F**)   **CERAMIC DUAL FLATPACK**

48 LEADS SHOWN

NO. OF LEADS**	48	56
A MAX	0.640 (16,26)	0.740 (18,80)
A MIN	0.610 (15,49)	0.710 (18,03)

4040176 / D 10/97

NOTES: A. All linear dimensions are in inches (millimeters).
      B. This drawing is subject to change without notice.
      C. This package can be hermetically sealed with a ceramic lid using glass frit.
      D. Index point is provided on cap for terminal identification only
      E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
                        GDFP1-F56 and JEDEC MO-146AB

DL (R−PDSO−G48)   PLASTIC SMALL−OUTLINE PACKAGE

0.025 (0,635)

0.0135 (0,343)
0.008 (0,203)

⊕ 0.005 (0,13) Ⓜ

48   25

0.420 (10,67)
0.395 (10,03)

0.299 (7,59)
0.291 (7,39)

0.010 (0,25)
0.005 (0,13)

Gage Plane

0.010 (0,25)

0°−8°

1   24

0.630 (16,00)
0.620 (15,75)

0.040 (1,02)
0.020 (0,51)

0.110 (2,79) MAX   0.008 (0,20) MIN

Seating Plane

△ 0.004 (0,10)

4040048−3/F 05/13

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
         D. Falls within JEDEC MO−118

PowerPAD is a trademark of Texas Instruments.