3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

IDT74FCT3245/A

FEATURES:


- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- · Rail-to-Rail output swing for increased noise margin
- · Available in QSOP and TSSOP packages

DESCRIPTION:

The FCT3245/A octal transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for asynchronous communication between two buses (A and B). The direction control pin (DIR) controls the direction of data flow. The output enable pin (\overline{OE}) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

The FCT3245/A has series current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times-reducing the need for external series terminating resistors.

FUNCTIONAL BLOCK DIAGRAM




IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MAY 2018

PIN CONFIGURATION



QSOP/TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|----------------------|--------------------------------------|-----------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | ٧ |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to +7 | ٧ |
| VTERM ⁽⁴⁾ | Terminal Voltage with Respect to GND | -0.5 to Vcc+0.5 | ٧ |
| Tstg | Storage Temperature | -65 to +150 | °C |
| lout | DC Output Current | -60 to +60 | mA |

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | neter ⁽¹⁾ Conditions | | Max. | Unit |
|--------|--------------------------|---------------------------------|-----|------|------|
| CIN | Input Capacitance | VIN = 0V | 3.5 | 6 | рF |
| Соит | Output Capacitance | Vout = 0V | 4 | 8 | рF |

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
|-----------|---|
| ŌĒ | 3-State Output Enable Inputs (Active LOW) |
| DIR | Direction Control Output |
| Ax | Side A Inputs or 3-State Outputs |
| Вх | Side B Inputs or 3-State Outputs |

FUNCTION TABLE(1)

| Inp | outs | |
|---------------|------|---------------------|
| ÖE DIR | | Outputs |
| L | L | Bus B Data to Bus A |
| L H | | Bus A Data to Bus B |
| н х | | High Z State |

NOTE:

- 1. H = HIGH Voltage Level
 - X = Don't Care
 - L = LOW Voltage Level
- Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40$ °C to +85°C, $V_{CC} = 2.7V$ to 3.6V

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|----------------------|---|---|-----------------------|--------------------|---------------------|---------|------|
| VIH | H Input HIGH Level (Input pins) Guaranteed Logic HIGH Level | | 2 | _ | 5.5 | V | |
| | Input HIGH Level (I/O pins) | 1 | | 2 | - | Vcc+0.5 | |
| VIL | Input LOW Level | Guaranteed Logic LOW Level | | -0.5 | _ | 0.8 | V |
| | (Input and I/O pins) | | | | | | |
| lін | Input HIGH Current (Input pins) | Vcc = Max. | VI = 5.5V | _ | _ | ±1 | μΑ |
| | Input HIGH Current (I/O pins) | 1 | VI = VCC | _ | _ | ±1 | |
| lıL | Input LOW Current (Input pins) | 1 | VI = GND | _ | 1 | ±1 | |
| | Input LOW Current (I/O pins) | 1 | VI = GND | _ | _ | ±1 | |
| lozн | High Impedance Output Current | Vcc = Max. | Vo = Vcc | _ | _ | ±1 | μΑ |
| lozL | (3-State Output pins) | | Vo = GND | _ | - | ±1 | |
| Vık | Clamp Diode Voltage | VCC = Min., IIN = -18mA | | _ | -0.7 | -1.2 | V |
| lodh | Output HIGH Current | $VCC = 3.3V$, $VIN = VIH or VIL$, $VO = 1.5V^{(3)}$ | | -36 | -60 | -110 | mA |
| IODL | Output LOW Current | VCC = 3.3V, VIN = VIH or VIL, VO | = 1.5V ⁽³⁾ | 50 | 90 | 200 | mA |
| Vон | Output HIGH Voltage | VCC = Min. | IOH = -0.1mA | Vcc-0.2 | _ | _ | V |
| | | VIN = VIH or VIL | Iон = -3mA | 2.4 | 3 | | |
| | | VCC = 3V | Iон = -8mA | 2.4 ⁽⁵⁾ | 3 | _ | |
| | | VIN = VIH or VIL | | | | | |
| Vol | Output LOW Voltage | VCC = Min. | IOL = 0.1mA | _ | _ | 0.2 | V |
| | | VIN = VIH or VIL | IOL = 16mA | _ | 0.2 | 0.4 | |
| | | | IOL = 24mA | _ | 0.3 | 0.55 | |
| | | VCC = 3V | IOL = 24mA | | 0.3 | 0.5 | |
| | | VIN = VIH or VIL | | | | | |
| los | Short Circuit Current ⁽⁴⁾ | VCC = Max., VO = GND ⁽³⁾ | | -60 | -135 | -240 | mA |
| Vн | Input Hysteresis | _ | | | 150 | _ | mV |
| ICCL ICCH ICCZ | Quiescent Power Supply Current | Vcc = Max., Vin = GND or Vcc | | _ | 0.1 | 10 | μА |

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient and maximum loading.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc 0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Condition | ons ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|--|---|-------------------------------|------|---------------------|--------------------|------------|
| Icc | Quiescent Power Supply Current | Vcc = Max. | VIN = VCC - 0.6V | _ | 2 | 30 | μΑ |
| ICCD | Dynamic Power Supply Current ⁽⁴⁾ | Vcc = Max. Outputs Open OE = DIR = GND | VIN = VCC VIN = GND | _ | 60 | 85 | μΑ/ MHz |
| | | One Input Toggling 50% Duty Cycle | | | | | |
| IC | Total Power Supply Current ⁽⁶⁾ | Vcc = Max. Outputs Open fı = 10MHz | VIN = VCC VIN = GND | 1 | 0.6 | 0.9 | mA |
| | | 50% Duty Cycle OE = DIR = GND | VIN = VCC - 0.6V VIN = GND | | 0.6 | 0.9 | |
| | | One Bit Toggling Vcc = Max. Outputs Open fi = 2.5MHz | VIN = VCC VIN = GND | _ | 1.2 | 1.7 ⁽⁵⁾ | |
| | | $\frac{50\%}{OE}$ Duty Cycle $\frac{1}{OE}$ = DIR = GND Eight Bits Toggling | VIN = VCC - 0.6V VIN = GND | _ | 1.2 | 1.8 ⁽⁵⁾ | |

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, $+25^{\circ}C$ ambient.
- 3. Per TTL driven input. All other inputs at $\mbox{\em Vcc}$ or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $\text{IC = ICC + } \Delta \text{ICC DHNT + ICCD (fcpNcp/2 + fiNi)}$

Icc = Quiescent Current (Icc, IccH, and Iccz)

 ΔIcc = Power Supply Current for a TTL High Input

 $\mathsf{DH} = \mathsf{Duty} \; \mathsf{Cycle} \; \mathsf{for} \; \mathsf{TTL} \; \mathsf{Inputs} \; \mathsf{High}$

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for register devices (zero for non-register devices)

NCP = Number of clock inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi


SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

| | | | 74FC | T3245 | 74FCT | 3245A | |
|--------|------------------------------|--------------------------|---------------------|-------|---------------------|-------|------|
| Symbol | Parameter | Condition ⁽²⁾ | Min. ⁽³⁾ | Max. | Min. ⁽³⁾ | Max. | Unit |
| tPLH | Propagation Delay | CL = 50pF | 1.5 | 7 | 1.5 | 4.6 | ns |
| tPHL | A to B, B to A | $RL = 500\Omega$ | | | | | |
| tPZH | Output Enable Time | | 1.5 | 9.5 | 1.5 | 6.2 | ns |
| tPZL | OE to A or B | | | | | | |
| tPHZ | Output Disable Time | | 1.5 | 7.5 | 1.5 | 5 | ns |
| tPLZ | OE to A or B | | | | | | |
| tPZH | Output Enable Time | | 1.5 | 9.5 | 1.5 | 6.2 | ns |
| tPZL | DIR to A or B ⁽⁴⁾ | | | | | | |
| tPHZ | Output Disable Time | | 1.5 | 7.5 | 1.5 | 5 | ns |
| tPLZ | DIR to A or B ⁽⁴⁾ | | | | | | |


NOTES

- 1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- 2. See test circuit and waveforms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.
- 4. This parameter is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times




SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | 6V |
| Disable High Enable High | GND |
| All Other Tests | Open |


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; Zo \leq 50 Ω ; tF \leq 2.5ns; tR \leq 2.5ns.
- 3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

ORDERING INFORMATION



Datasheet Document History

10/03/2009 Pg. 6 Updated the ordering information by removing the "IDT" notation and non RoHS part.

05/10/2018 Pg. 6 Updated the ordering information by adding Tape and Reel.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/