

## 100341 Low Power 8-Bit Shift Register

### General Description

The 100341 contains eight edge-triggered, D-type flip-flops with individual inputs ( $P_n$ ) and outputs ( $Q_n$ ) for parallel operation, and with serial inputs ( $D_n$ ) and steering logic for bidirectional shifting. The flip-flops accept input data a setup time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs  $S_0$  and  $S_1$ , which are internally decoded to select either


"parallel entry", "hold", "shift left" or "shift right" as described in the Truth Table. All inputs have 50 k $\Omega$  pull-down resistors.

### Features

- 35% power reduction of the 100141
- 2000V ESD protection
- Pin/function compatible with 100141
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range

### Ordering Code:


### Logic Symbol




Pin Names	Description
CP	Clock Input
$S_0, S_1$	Select Inputs
$D_0, D_7$	Serial Inputs
$P_0-P_7$	Parallel Inputs
$Q_0-Q_7$	Data Outputs

## Connection Diagrams


24-Pin DIP/SOIC




24-Pin Quad Cerpak



28-Pin PCC



## Logic Diagram



## Truth Table

Function	Inputs					Outputs							
	D <sub>7</sub>	D <sub>0</sub>	S <sub>1</sub>	S <sub>0</sub>	CP	Q <sub>7</sub>	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
Load Register	X	X	L	L	↗	P <sub>7</sub>	P <sub>6</sub>	P <sub>5</sub>	P <sub>4</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>
Shift Left	X	L	L	H	↗	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	L
Shift Left	X	H	L	H	↗	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	H
Shift Right	L	X	H	L	↗	L	Q <sub>7</sub>	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>
Shift Right	H	X	H	L	↗	H	Q <sub>7</sub>	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>
Hold	X	X	H	H	X	No Change							
Hold	X	X	X	X	H								
Hold	X	X	X	X	L								

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 ↗ = LOW-to-HIGH Transition

## Absolute Maximum Ratings (Note 1)

Above which the useful life may be impaired

Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Maximum Junction Temperature ( $T_J$ )	
Ceramic	+175°C
Plastic	+150°C
$V_{EE}$ Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	$V_{EE}$ to +0.5V
Output Current (DC Output HIGH)	-50 mA
ESD (Note 2)	≥2000V

## Recommended Operating Conditions

Case Temperature ( $T_C$ )	
Commercial	0°C to +85°C
Industrial	-40°C to +85°C
Military	-55°C to +125°C
Supply Voltage ( $V_{EE}$ )	-5.7V to -4.2V

**Note 1:** Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** ESD testing conforms to MIL-STD-883, Method 3015.

## Commercial Version

### DC Electrical Characteristics (Note 3)

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = 0^\circ C$  to  $+85^\circ C$

Symbol	Parameter	Min	Typ	Max	Units	Conditions	
$V_{OH}$	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max) or $V_{IL}$ (Min)	Loading with 50Ω to -2.0V
$V_{OL}$	Output LOW Voltage	-1830	-1705	-1620	mV		
$V_{OHC}$	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min) or $V_{IL}$ (Max)	Loading with 50Ω to -2.0V
$V_{OLC}$	Output LOW Voltage			-1610	mV		
$V_{IH}$	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for all Inputs	
$V_{IL}$	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for all Inputs	
$I_{IL}$	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}$ (Min)	
$I_{IH}$	Input HIGH Current			240	μA	$V_{IN} = V_{IH}$ (Max)	
$I_{EE}$	Power Supply Current					Inputs Open	
		-157		-75	mA	$V_{EE} = -4.2V$ to $-4.8V$	
		-167		-75	mA	$V_{EE} = -4.2V$ to $-5.7V$	

**Note 3:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

### DIP AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$f_{max}$	Max Clock Frequency	400		400		400		MHz	Figures 2, 3
$t_{PLH}$	Propagation Delay	0.90	1.90	1.00	2.00	1.00	2.10	ns	Figures 1, 3 (Note 4)
$t_{PHL}$	CP to Output								
$t_{TLH}$	Transition Time	0.35	1.30	0.35	1.30	0.35	1.30	ns	Figures 1, 3
$t_{THL}$	20% to 80%, 80% to 20%								
$t_S$	Setup Time	$D_n, P_n$	0.65		0.65		0.65	ns	Figure 4
		$S_n$	1.60		1.60		1.60		
$t_H$	Hold	$D_n, P_n$	0.80		0.80		0.80	ns	
		$S_n$	0.60		0.60		0.60		
$t_{pw}(H)$	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figure 3

**Note 4:** The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

## SOIC, PCC and Cerpak AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$f_{max}$	Max Clock Frequency	425		425		425		MHz	Figures 2, 3
$t_{PLH}$	Propagation Delay	0.90	1.70	1.00	1.80	1.00	1.90	ns	Figures 1, 3
$t_{PHL}$	CP to Output								(Note 6)
$t_{TLH}$	Transition Time	0.35	1.20	0.35	1.20	0.35	1.20	ns	Figures 1, 3
$t_{THL}$	20% to 80%, 80% to 20%								
$t_s$	Setup Time								
	$D_n, P_n$	0.55		0.55		0.55		ns	Figure 4
	$S_n$	1.50		1.50		1.50			
$t_H$	Hold Time								
	$D_n, P_n$	0.70		0.70		0.70		ns	
	$S_n$	0.50		0.50		0.50			
$t_{pw(H)}$	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figure 3
$t_{OSHL}$	Maximum Skew Common Edge Output-to-Output Variation Clock to Output Path		200		200		200	ps	PCC Only (Note 5)
$t_{OSLH}$	Maximum Skew Common Edge Output-to-Output Variation Clock to Output Path		200		200		200	ps	PCC Only (Note 5)
$t_{OST}$	Maximum Skew Opposite Edge Output-to-Output Variation Clock to Output Path		250		250		250	ps	PCC Only (Note 5)
$t_{ps}$	Maximum Skew Pin (Signal) Transition Variation Clock to Output Path		250		250		250	ps	PCC Only (Note 5)

**Note 5:** Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW ( $t_{OSHL}$ ), or LOW to HIGH ( $t_{OSLH}$ ), or in opposite directions both HL and LH ( $t_{OST}$ ). Parameters  $t_{OST}$  and  $t_{ps}$  guaranteed by design

**Note 6:** The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

## Industrial Version

### PCC DC Electrical Characteristics (Note 7)

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ C$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
$V_{OH}$	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH}(\text{Max})$ or $V_{IL}(\text{Min})$	Loading with 50Ω to -2.0V
$V_{OL}$	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	$V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$	Loading with 50Ω to -2.0V
$V_{OHC}$	Output HIGH Voltage	-1095		-1035		mV		
$V_{OLC}$	Output LOW Voltage		-1565		-1610	mV		
$V_{IH}$	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for all Inputs	
$V_{IL}$	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for all Inputs	
$I_{IL}$	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL}(\text{Min})$	
$I_{IH}$	Input HIGH Current		240		240	μA	$V_{IN} = V_{IH}(\text{Max})$	
$I_{EE}$	Power Supply Current						Inputs Open	
		-157	-75	-157	-75	mA	$V_{EE} = -4.2V$ to $-4.8V$	
		-167	-75	-167	-75	mA	$V_{EE} = -4.2V$ to $-5.7V$	

## PCC DC Electrical Characteristics (Note 7) (Continued)

**Note 7:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## PCC AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$f_{max}$	Max Clock Frequency	425		425		425		MHz	Figures 2, 3
$t_{PLH}$	Propagation Delay	0.90	1.80	1.00	1.80	1.00	1.90	ns	Figures 1, 3 (Note 8)
$t_{PHL}$	CP to Output								
$t_{TLH}$	Transition Time	0.30	1.90	0.35	1.20	0.35	1.20	ns	Figures 1, 3
$t_{THL}$	20% to 80%, 80% to 20%								
$t_s$	Setup Time								Figure 4
	$D_n, P_n$	0.60		0.55		0.55		ns	
	$S_n$	1.70		1.50		1.50		ns	
$t_h$	Hold Time								ns
	$D_n, P_n$	0.90		0.70		0.70			
	$S_n$	0.50		0.50		0.50			
$t_{pw(H)}$	Pulse Width HIGH	2.00		2.00		2.00		ns	Figure 3
	CP								

**Note 8:** The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

## Military Version

### DC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = -55^\circ C$  to  $+125^\circ C$

Symbol	Parameter	Min	Max	Units	$T_C$	Conditions		Notes
$V_{OH}$	Output HIGH Voltage	-1025	-870	mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with $50\Omega$ to $-2.0V$	(Notes 9, 10, 11)
		-1085	-870	mV	$-55^\circ C$			
$V_{OL}$	Output LOW Voltage	-1830	-1620	mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Min)$ or $V_{IL} (Max)$	Loading with $50\Omega$ to $-2.0V$	(Notes 9, 10, 11)
		-1830	-1555	mV	$-55^\circ C$			
$V_{OHC}$	Output HIGH Voltage	-1035		mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Min)$ or $V_{IL} (Max)$	Loading with $50\Omega$ to $-2.0V$	(Notes 9, 10, 11)
		-1085		mV	$-55^\circ C$			
$V_{OLC}$	Output LOW Voltage		-1610	mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Min)$ or $V_{IL} (Max)$	Loading with $50\Omega$ to $-2.0V$	(Notes 9, 10, 11)
			-1555	mV	$-55^\circ C$			
$V_{IH}$	Input HIGH Voltage	-1165	-870	mV	$-55^\circ C$ to $+125^\circ C$	Guaranteed HIGH Signal for All Inputs		(Notes 9, 10, 11, 12)
$V_{IL}$	Input LOW Current	-1830	-1475	mV	$-55^\circ C$ to $+125^\circ C$	Guaranteed LOW Signal for All Inputs		(Notes 9, 10, 11, 12)
$I_{IL}$	Input LOW Current	0.50		$\mu A$	$-55^\circ C$ to $+125^\circ C$	$V_{EE} = -4.2V$ $V_{IN} = V_{IL} (Min)$		(Notes 9, 10, 11, 12)
$I_{IH}$	Input High Current		240	$\mu A$	$0^\circ C$ to $+125^\circ C$	$V_{EE} = -5.7V$		(Notes 9, 10, 11)
			340	$\mu A$	$-55^\circ C$	$V_{IN} = V_{IH} (Max)$		
$I_{EE}$	Power Supply Current		-55	mA	$-55^\circ C$ to $+125^\circ C$	Inputs Open		(Notes 9, 10, 11)
		-168	-55	mA		$V_{EE} = -4.2V$ to $-4.8V$ $V_{EE} = -4.2V$ to $-5.7V$		

**Note 9:** F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals  $-55^\circ C$ ), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specifications which can be considered a worst case condition at cold temperatures.

**Note 10:** Screen tested 100% on each device at  $-55^\circ C$ ,  $+25^\circ C$  and  $+125^\circ C$ , Subgroups 1, 2, 3, 7, and 8.

**Note 11:** Sample tested (Method 5005, Table I) on each manufactured lot at  $-55^\circ C$ ,  $+25^\circ C$ , and  $+125^\circ C$ , Subgroups A1, 2, 3, 7, and 8.

## DC Electrical Characteristics (Continued)

Note 12: Guaranteed by applying specified input condition and testing  $V_{OH}/V_{OL}$ .

## AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
$f_{max}$	Max Clock Frequency	400		400		300		MHz	Figures 2, 3	4
$t_{PLH}$	Propagation Delay	0.50	2.50	0.70	2.30	0.70	2.80	ns	Figures 1, 3	(Notes 13, 14, 15, 17)
$t_{PHL}$	CP to Output									
$t_{TLH}$	Transition Time 20% to 80%, 80% to 20%	0.30	1.90	0.30	1.80	0.30	1.90	ns		
$t_s$	Setup Time								Figure 4	(Note 16)
	$D_n, P_n$	0.60		0.60		0.60		ns		
	$S_n$	1.70		1.60		2.40				
$t_h$	Hold Time								Figure 3	
	$D_n, P_n$	0.90		0.90		0.90		ns		
	$S_n$	0.50		0.50		0.50				
$t_{pw(H)}$	Pulse Width HIGH									
	CP	2.00		2.00		2.00		ns		

Note 13: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals  $-55^\circ C$ ), then testing immediately after power-up. This provides "cold start" specifications which can be considered a worst case condition at cold temperatures.


Note 14: Screen tested 100% on each device at  $+25^\circ C$  temperature only, Subgroup A9.

Note 15: Sample tested (Method 5005, Table I) on each manufactured lot at  $+25^\circ C$ , Subgroup A9, and at  $+125^\circ C$  and  $-55^\circ C$  temperatures, Subgroups A10 and A11.

Note 16: Not tested at  $+25^\circ C$ ,  $+125^\circ C$  and  $-55^\circ C$  temperature (design characterization data).

Note 17: The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

## Test Circuitry




DS009880-6

### Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$   
 $L1, L2$  and  $L3$  = equal length  $50\Omega$  impedance lines  
 $R_T = 50\Omega$  terminator internal to scope  
 Decoupling  $0.1 \mu F$  from GND to  $V_{CC}$  and  $V_{EE}$   
 All unused outputs are loaded with  $50\Omega$  to GND  
 $C_L$  = Fixture and stray capacitance  $\leq 3 pF$   
 Pin numbers shown are for Flatpak; for DIP see logic symbol

FIGURE 1. AC Test Circuit



DS009880-7


### Notes:

For shift right mode pulse generator connected to  $S_0$  is moved to  $S_1$ .  
 Pulse generator connected to  $S_1$  has a LOW frequency 99% duty cycle, which allows occasional parallel load.  
 The feedback path from output to input should be as short as possible.


FIGURE 2. Shift Frequency Test Circuit (Shift Left)



## Switching Waveforms



**FIGURE 3. Propagation Delay and Transition Times**




**Notes:**

$t_s$  is the minimum time before the transition of the clock that information must be present at the data input.  
 $t_h$  is the minimum time after the transition of the clock that information must remain unchanged at the data input.


**FIGURE 4. Setup and Hold Times**

## Ordering Information


The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




DS009880-10



**Physical Dimensions** inches (millimeters) unless otherwise noted




**24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D)**  
**Package Number J24E**



**24-Lead Molded Package (0.300" Wide) (S)**  
**Package Number M24B**


**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**24-Lead Plastic Dual-In-Line Package (P)**  
**Package Number N24E**

N24E (REV A)


**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**28-Lead Plastic Chip Carrier (Q)  
Package Number V28A**

V28A (REV. K)

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



W24B (REV D)

**24-Lead Quad Cerpak (F)  
Package Number W24B**

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation  
Americas  
Customer Response Center  
Tel: 1-888-522-5372

Fairchild Semiconductor Europe  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852 2737-7200  
Fax: +852 2314-0061

National Semiconductor Japan Ltd.  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

www.fairchildsemi.com