


**OptiMOS™-T Power-Transistor**

**Features**


- N-channel - Enhancement mode
- Automotive AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- RoHS compliant
- 100% Avalanche tested

**Product Summary**

$V_{DS}$	100	V
$R_{DS(on),max}$	15	mΩ
$I_D$	50	A

**PG-TO252-3-11**


Type	Package	Marking
IPD50N10S3L-16	PG-TO252-3-11	QN10L16


**Maximum ratings, at  $T_j=25\text{ °C}$ , unless otherwise specified**

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$T_C=25\text{ °C}, V_{GS}=10\text{V}$	50	A
		$T_C=100\text{ °C}, V_{GS}=10\text{V}^{1)}$	38	
Pulsed drain current <sup>1)</sup>	$I_{D,pulse}$	$T_C=25\text{ °C}$	200	
Avalanche energy, single pulse <sup>1)</sup>	$E_{AS}$	$I_D=25\text{A}$	330	mJ
Avalanche current, single pulse	$I_{AS}$	-	50	A
Gate source voltage <sup>2)</sup>	$V_{GS}$	-	±20	V
Power dissipation	$P_{tot}$	$T_C=25\text{ °C}$	100	W
Operating and storage temperature	$T_j, T_{stg}$	-	-55 ... +175	°C

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
<b>Thermal characteristics<sup>1)</sup></b>						
Thermal resistance, junction - case	$R_{thJC}$	-	-	-	1.5	K/W
SMD version, device on PCB	$R_{thJA}$	minimal footprint	-	-	62	
		6 cm <sup>2</sup> cooling area <sup>3)</sup>	-	-	40	

**Electrical characteristics, at  $T_j=25^\circ\text{C}$ , unless otherwise specified**

### Static characteristics

Drain-source breakdown voltage	$V_{(Br)DSS}$	$V_{GS}=0V, I_D=1mA$	100	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=60\mu A$	1.2	1.7	2.4	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=80V, V_{GS}=0V, T_j=25^\circ\text{C}$	-	0.01	0.1	$\mu A$
		$V_{DS}=80V, V_{GS}=0V, T_j=125^\circ\text{C}^{1)}$	-	0.1	10	
Gate-source leakage current	$I_{GSS}$	$V_{GS}=16V, V_{DS}=0V$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=50A$	-	15.3	19.9	m $\Omega$
		$V_{GS}=10V, I_D=50A$	-	12.5	15.0	

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

**Dynamic characteristics<sup>1)</sup>**

Input capacitance	$C_{iss}$	$V_{GS}=0V, V_{DS}=25V,$ $f=1MHz$	-	3215	4180	pF
Output capacitance	$C_{oss}$		-	730	950	
Reverse transfer capacitance	$C_{rss}$		-	63	95	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=20V, V_{GS}=10V,$ $I_D=50A, R_G=3.5\Omega$	-	10	-	ns
Rise time	$t_r$		-	5	-	
Turn-off delay time	$t_{d(off)}$		-	29	-	
Fall time	$t_f$		-	5	-	

**Gate Charge Characteristics<sup>1)</sup>**

Gate to source charge	$Q_{gs}$	$V_{DD}=80V, I_D=50A,$ $V_{GS}=0$ to 10V	-	9	12	nC
Gate to drain charge	$Q_{gd}$		-	8	12	
Gate charge total	$Q_g$		-	49	64	
Gate plateau voltage	$V_{plateau}$		-	3.7	-	V

**Reverse Diode**

Diode continuous forward current <sup>1)</sup>	$I_S$	$T_C=25^\circ C$	-	-	50	A
Diode pulse current <sup>1)</sup>	$I_{S,pulse}$		-	-	200	
Diode forward voltage	$V_{SD}$	$V_{GS}=0V, I_F=50A,$ $T_j=25^\circ C$	0.6	1	1.2	V
Reverse recovery time <sup>1)</sup>	$t_{rr}$	$V_R=50V, I_F=I_S,$ $di_F/dt=100A/\mu s$	-	97	-	ns
Reverse recovery charge <sup>1)</sup>	$Q_{rr}$		-	178	-	nC


<sup>1)</sup> Defined by design. Not subject to production test.

<sup>2)</sup> -5V to -20V for max. 168 non-consecutive hours.

<sup>3)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm<sup>2</sup> (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.


**1 Power dissipation**

$P_{tot} = f(T_C); V_{GS} = 10\text{ V}$



**2 Drain current**


$I_D = f(T_C); V_{GS} = 10\text{ V}$



**3 Safe operating area**

$I_D = f(V_{DS}); T_C = 25\text{ °C}; D = 0$


parameter:  $t_p$



**4 Max. transient thermal impedance**

$Z_{thJC} = f(t_p)$


parameter:  $D = t_p/T$



**5 Typ. output characteristics**

$I_D = f(V_{DS}); T_j = 25\text{ }^\circ\text{C}$


parameter:  $V_{GS}$



**6 Typ. drain-source on-state resistance**

$R_{DS(on)} = f(I_D); T_j = 25\text{ }^\circ\text{C}$


parameter:  $V_{GS}$



**7 Typ. transfer characteristics**

$I_D = f(V_{GS}); V_{DS} = 6\text{ V}$


parameter:  $T_j$



**8 Typ. drain-source on-state resistance**

$R_{DS(on)} = f(T_j); I_D = 50\text{ A}; V_{GS} = 10\text{ V}$


$\alpha = 0.56$



**9 Typ. gate threshold voltage**


$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter:  $I_D$



**10 Typ. capacitances**


$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$



**11 Typical forward diode characteristics**

$I_F = f(V_{SD})$


parameter:  $T_j$



**12 Typ. avalanche characteristics**

$I_{AS} = f(t_{AV})$


parameter:  $T_{j(start)}$



**13 Typical avalanche energy**


$$E_{AS} = f(T_j)$$

parameter:  $I_D$



**14 Typ. drain-source breakdown voltage**


$$V_{(BR)DSS} = f(T_j); I_D = 1 \text{ mA}$$




**15 Typ. gate charge**

$$V_{GS} = f(Q_{gate}); I_D = 50 \text{ A pulsed}$$

parameter:  $V_{DD}$



**16 Gate charge waveforms**



**Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2023-06-15****Published by**

**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2023 Infineon Technologies AG****All Rights Reserved.****Do you have any questions about any aspect of this document?****Email:** [erratum@infineon.com](mailto:erratum@infineon.com)**Document reference****IPD50N10S3L-16-Data-Sheet-14-Infineon****IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com))

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the type in question please contact the nearest Infineon Technologies Office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or consequences of the use thereof can reasonably be expected to result in personal injury.



Revision History

Version	Date	Changes
Revision 1.1	2008-04-08	Page 1: $V_{GS}$ changed from $\pm 16V$ to $\pm 20V$
Revision 1.1	2008-04-08	Page 3: Footnote <sup>2)</sup> added
Revision 1.1	2008-04-09	Page 1: $E_{AS}$ changed from 264mJ to 330mJ
Revision 1.2	2011-03-06	$I_{DSS}$ typ changed from 1 $\mu A$ to 0.1 $\mu A$
Revision 1.3	2015-10-07	Update of SOA diagram
Revision 1.4	2023-06-15	Diagram 8 Typ. drain-source on-state resistance: used $\alpha$ value clarified
Revision 1.4	2023-06-15	Ratings of Gate Source Voltage $V_{GS}$ refined in footnote <sup>2)</sup>
Revision 1.4	2023-06-15	Corrected diagram 3 safe operating area
Revision 1.4	2023-06-15	Corrected diagram 10 typical capacitances