

Isolated, Precision Gate Drivers with 2 A Output

Data Sheet **[ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)**

FEATURES

2.3 A peak output current (<2 Ω R_{DSON_x}) 2.5 V to 6.5 V V_{DD1} input **4.5V to 35 V VDD2 output UVLO at 2.3 V V**_{DD1} **Multiple UVLO options on V**_{DD2} **Grade A—4.4 V (typical) positive going threshold Grade B—7.3 V (typical) positive going threshold Grade C—11.3 V (typical) positive going threshold Precise timing characteristics 79 ns maximum isolator and driver propagation delay falling edge [\(ADuM4120\)](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf) CMOS input logic levels High common-mode transient immunity: 150 kV/µs High junction temperature operation: 125°C Default low output [Safety and regulatory approvals \(](http://www.analog.com/icouplersafety?doc=ADuM4120-4120-1.pdf)pending) UL recognition per UL 1577 5 kV rms for 1 minute SOIC long package CSA Component Acceptance Notice 5A VDE certificate of conformity (pending) DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 849 V peak 8 mm creepage Wide body, 6-lead SOIC with increased creepage**

APPLICATIONS

Switching power supplies IGBT/MOSFET gate drivers Industrial inverters Gallium nitride (GaN)/silicon carbide (SiC) power devices

GENERAL DESCRIPTION

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)¹ are 2 A isolated, single-channel drivers that employ Analog Devices, Inc., iCoupler® technology to provide precision isolation. Th[e ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf) provide 5 kV rms isolation in the 6-lead wide body SOIC package with increased creepage. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics, such as the combination of pulse transformers and gate drivers.

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)perate with input supplies ranging from 2.5 V to 6.5 V, providing compatibility with lower voltage systems. In comparison to gate drivers employing high voltage level translation methodologies, th[e ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf) [ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)ffer the benefit of true, galvanic isolation between the input and the output.

Options exist for models with and without an input glitch filter. The glitch filter helps reduce the chance of noise on the input pin triggering an output.

As a result, the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 p](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)rovide reliable control over the switching characteristics of insulated gate bipolar transistor (IGBT)/metal-oxide semiconductor field effect transistor (MOSFET) configurations over a wide range of switching voltages.

FUNCTIONAL BLOCK DIAGRAM

1 Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239. Other patents pending.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=adum4120-4120-1.pdf&product=ADuM4120%20ADuM4120-1&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

5/2017—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Low-side voltages referenced to GND1. High-side voltages referenced to GND2; 2.5 V \leq V_{DD1} \leq 6.5 V; 4.5 V \leq V_{DD2} \leq 35 V, and T_J = −40°C to +125°C. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_J = 25°C, V_{DD1} = 5.0 V, and V_{DD2} = 15 V, unless otherwise noted.

ADuM4120/ADuM4120-1 Data Sheet

 $^{\rm1}$ t_{olH} propagation delay is measured from the time of the input rising logic high voltage threshold, V $_{\rmH}$, to the output rising 10% level of the V $_{\rm{OUT}}$ signal. t_{oHL} propagation delay is measured from the input falling logic low voltage threshold, V_{IL}, to the output falling 90% threshold of the V_{ouT} signal. Se[e Figure 22 f](#page-12-5)or waveforms of propagation delay

parameters.
² Static CMTI is the largest dv/dt between GND₁ and GND₂, with inputs held either high or low, such that the output voltage remains either above 0.8 × V_{DD2} for output high or 0.8 V for output low. Operation with transients above recommended levels can cause momentary data upsets.

 3 Dynamic CMTI is the largest dv/dt between GND₁ and GND₂ with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels can cause momentary data upsets.

REGULATORY INFORMATION

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 a](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)re pending approval by the organizations listed i[n Table 2.](#page-3-1)

Table 2.

PACKAGE CHARACTERISTICS

Table 3.

1 The device is considered a 2-terminal device: Pin 1 through Pin 3 are shorted together, and Pin 4 through Pin 6 are shorted together.

INSULATION AND SAFETY RELATED SPECIFICATIONS

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

Table 5. VDE Characteristics

RECOMMENDED OPERATING CONDITIONS

Table 6.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 7.

¹ Rating assumes V_{DD1} is above 2.5 V. V_{IN} is rated up to 6.5 V when V_{DD1} is unpowered.

² |CM| refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum rating can cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 8[. ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf) Maximum Continuous Working Voltage¹

1 See th[e Insulation Lifetime s](#page-14-0)ection for details.

 2 Other pollution degree and material group requirements yield a different limit. ³ Some system level standards allow components to use the printed wiring board (PWB) creepage values. The supported dc voltage may be higher for those standards.

Table 9. Truth Tabl[e ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf) (Positive Logic)

1 X means don't care

2 Output returns within 20 µs of being powered.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 10[. ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1 P](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)in Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4[. ADuM4120 V](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)IN to Gate Voltage (VGATE) Waveform for 2 nF Load, 5 Ω Series Gate Resistor, $V_{DD2} = 15$ V

Figure 5[. ADuM4120 V](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)_{IN} to V_{GATE} Waveform for 2 nF Load, 0 Ω Series Gate Resistor, $V_{DD2} = 15$ V

Figure 6[. ADuM4120-1 V](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)_{IN} to V_{GATE} Waveform for 2 nF Load, 5 Ω Series Gate Resistor, $V_{DD2} = 15 V$

Figure 7[. ADuM4120-1 V](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)_{IN} to V_{GATE} Waveform for 2 nF Load, 0 Ω Series Gate Resistor, $V_{DD2} = 15 V$

Figure 8. Typical V_{DD1} Delay to Output Waveform, V_{IN} = V_{DD1}

ADuM4120/ADuM4120-1 Data Sheet

Figure 16[. ADuM4120-1 P](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)ropagation Delay vs. Temperature, 2 nF Load

Figure 17[. ADuM4120 P](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)ropagation Delay vs. V_{DD2}, 2 nF Load

Data Sheet **ADuM4120/ADuM4120-1**

Figure 18[. ADuM4120-1 P](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)ropagation Delay vs. V_{DD2}, 2 nF Load

Figure 19. Peak Current vs. V_{DD2} , 2 Ω Resistor

THEORY OF OPERATION

Gate drivers are required in situations where fast rise times of switching device gates are desired. The gate signal for most enhancement type power devices are referenced to a source or emitter node. The gate driver must be able to follow this source or emitter node, necessitating isolation between the controlling signal and the output of the gate driver in topologies where the source or emitter nodes swing, such as a half bridge. Gate switching times are a function of the drive strength of the gate driver. Buffer stages before a CMOS output reduce total delay time and increase the final drive strength of the driver.

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 a](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)chieve isolation between the control side and the output side of the gate driver by means of a high frequency carrier that transmits data across the isolation barrier using iCoupler chip scale transformer coils separated by

layers of polyimide isolation. The encoding scheme used by the [ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1 i](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)s a positive logic on/off keying (OOK), meaning a high signal is transmitted by the presence of the carrier frequency across the iCoupler chip scale transformer coils. Positive logic encoding ensures that a low signal is seen on the output when the input side of the gate driver is not powered. A low state is the most common safe state in enhancement mode power devices, driving in situations where shoot through conditions can exist. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques such as differential coil layout[. Figure 20](#page-11-1) illustrates the encoding used by the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1.](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)

Figure 20. Operational Block Diagram of OOK Encoding

Data Sheet **ADuM4120/ADuM4120-1**

APPLICATIONS INFORMATION **PCB LAYOUT**

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 d](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)igital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown i[n Figure 21.](#page-12-6) Use a small ceramic capacitor with a value between 0.01 μF and 0.1 μF to provide an adequate high frequency bypass. On the output power supply pin, V_{DD1} , it is recommended to also add a 10 μF capacitor to provide the charge required to drive the gate capacitance at the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)utputs. Avoid the use of vias on the output supply pin and the bypass capacitor, or employ multiple vias to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must exceed 20 mm.

Figure 21. Recommended PCB Layout

PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. Th[e ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1 s](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)pecify tDLH (se[e Figure 22\)](#page-12-5) as the time between the rising input high logic threshold, VIH, to the output rising 10% threshold. Likewise, the falling propagation delay, t_{DHL} , is defined as the time between the input falling logic low voltage threshold, V_{IL} , and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, as is the industry standard for gate drivers.

Figure 22. Propagation Delay Parameters

Channel to channel matching refers to the maximum amount that the propagation delay differs between channels within a singl[e ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf) component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple

[ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 c](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)omponents operating under the same conditions.

THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the device. Therefore, heat dissipates mainly through the package pins.

If the internal junction temperature (θ_{JA}) of the device exceeds the TSD threshold, the output is driven low to protect the device. Operation above the recommended operating ranges is not guaranteed to be within the specifications shown in [Table 1.](#page-2-2)

UNDERVOLTAGE LOCKOUT (UVLO)

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 h](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)ave UVLO protections for both the primary and secondary side of the device. If either the primary or secondary side voltages are less than the falling edge UVLO, the device outputs a low signal. After the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf) [ADuM4120-1 a](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)re powered above the rising edge UVLO threshold, the devices are able to output the signal found at the input. Hysteresis is built in to the UVLO to account for small voltage source ripple. The primary side UVLO thresholds are common among all models. Three options for the secondary output UVLO thresholds are listed in [Table 11.](#page-12-7)

OUTPUT LOAD CHARACTERISTICS

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)utput signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N-channel MOSFET load can be modeled with a switch output resistance (Rsw), an inductance due to the PCB trace (LTRACE), a series gate resistor (R_{GATE}) , and a gate to source capacitance (C_{GS}) , as shown in [Figure 23.](#page-13-3)

RSW is the switch resistance of the interna[l ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf) [ADuM4120-1 d](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)river output, which is about 1.5 Ω . RGATE is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of about 1 Ω and a gate to source capacitance, C_{GS} , of between 2 nF and 10 nF. L_{TRACE} is the inductance of the PCB trace, typically a value of 5 nH or less for a well designed layout with a very short and wide connection from the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)utput to the gate of the MOSFET.

The following equation defines the Q factor of the resistor inductor capacitor (RLC) circuit, which indicates how the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)utput responds to a step change. For a well damped output, Q is less than one. Adding a series gate resistance dampens the output response.

$$
Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}
$$

I[n Figure 4 a](#page-8-1)nd [Figure 6,](#page-8-2) th[e ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 o](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)utput waveforms for a 15 V output are shown for a C_{GS} value of 2 nF and 5 Ω resistance. The ringing of the output in [Figure 5](#page-8-3) and [Figure 7](#page-8-4) with CGS of 2 nF and no external resistor has a calculated Q factor of 1.5, where less than one is desired for adequate damping to prevent overshoot.

Output ringing can be reduced by adding a series gate resistance to dampen the response. For applications using a 1 nF or less load, it is recommended to add a series gate resistor of about 5 Ω. As shown i[n Figure 23,](#page-13-3) RGATE is 5 Ω, which yields a calculated Q factor of about 0.7 which is well damped

Figure 23. RLC Model of the Gate of an N-Channel MOSFET

POWER DISSIPATION

During the driving of a MOSFET or IGBT gate, the driver must dissipate power. This power is significant and can lead to TSD if considerations are not made. The gate of an IGBT can be roughly simulated as a capacitive load. With this value, the estimated total power dissipation, P_{DISS}, in the system due to switching action is given by the following equation:

 $P_{\text{DISS}} = C_{\text{EST}} \times (V_{\text{DD2}} - GND_2)^2 \times fs$

where: $C_{\text{FST}} = C_{\text{ISS}} \times 5$. fs is the switching frequency of IGBT.

This power dissipation is shared between the internal on resistances of the internal gate driver switches, and the external gate resistances, R_{GON} and R_{GOFF}. The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 c](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)hip.

 $P_{\text{DISS_ADuM4120/ADuM4120-1}} = P_{\text{DISS}} \times 0.5((R_{\text{DSON_P}}/(R_{\text{GON}}+R_{\text{DSON_P}}))+$ $(R_{DSON}N/(R_{GOFF} + R_{DSON}N))$

Taking this power dissipation found inside the chip and multiplying it by the θ_{JA} gives the rise above ambient temperature that the [ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf) experiences.

 $T_{ADuM4120/ADuM4120-1} = \theta_{IA} \times P_{DISSADuM4120} + T_A$

For the device to remain within specification, $T_{ADUM4120}$ cannot exceed 125°C. If TADuM4120 exceeds the thermal shutdown (TSD), rising edge, the device enters TSD and the output remains low until the TSD falling edge is crossed.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

The [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 i](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)s resistant to external magnetic fields. The limitation on th[e ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf) magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which a false reading condition can occur. The 2.3 V operating condition of the [ADuM4120/](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[ADuM4120-1 i](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)s examined because it represents the most susceptible mode of operation.

Figure 24. Maximum Allowable External Magnetic Flux Density

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation, as well as on the materials and material interfaces.

Two types of insulation degradation are of primary interest: breakdown along surfaces exposed to air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and therefore can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for th[e ADuM4120](http://analog.com/ADuM4120?doc=ADuM4120-4120-1.pdf)[/ADuM4120-1 i](http://analog.com/ADuM4120-1?doc=ADuM4120-4120-1.pdf)solators are shown i[n Table 4.](#page-4-4)

Insulation Wear Out

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling show that the primary driver of longterm degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this stress reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in this product, the ac rms voltage determines the product lifetime.

$$
V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}
$$
 (1)

or

$$
V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
 (2)

where:

 V_{RMS} is the total rms working voltage.

VAC RMS is the time varying portion of the working voltage. V_{DC} is the dc offset of the working voltage.

Calculation and Use of Parameters Example

The following is an example that frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms, and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage clearance and lifetime of a device, see [Figure 26 a](#page-15-0)nd the following equations.

ADuM4120/ADuM4120-1 Data Sheet

Figure 26. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$
V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2}
$$

$$
V_{RMS} = \sqrt{240^2 + 400^2}
$$

$$
V_{RMS} = 466 \text{ V} \text{ rms}
$$

This working voltage of 466 V rms is used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. Obtain the ac rms voltage from Equation 2.

$$
V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$

$$
V_{AC\ RMS} = \sqrt{466^2 - 400^2}
$$

$$
V_{AC\ RMS} = 240 \text{ V} \text{ rms}
$$

In this case, ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value of the ac waveform is compared to the limits for working voltage i[n Table 8 f](#page-6-2)or expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 20-year service life.

Note that the dc working voltage limit in [Table 8 i](#page-6-2)s set by the creepage of the package as specified in IEC 60664-1. This value may differ for specific system level standards.

08-06-2015-A

OUTLINE DIMENSIONS

Figure 27. 6-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC] Wide Body (RI-6-1) Dimensions shown in millimeters.

ORDERING GUIDE

¹ Z= RoHS Compliant Part.

©2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D15493-0-5/17(0)

Rev. 0 | Page 17 of 17