

CMOS Hex Buffer

High-Voltage Types (20-Volt Rating)

3-State Non-Inverting Type

 CD4503B is a hex noninverting buffer with 3-state outputs having high sink- and source-current capability. Two disable controls are provided, one of which controls four buffers and the other controls the remaining two buffers.

The CD4503B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- 1 TTL-load output drive capability
- 2 output-disable controls ٠
- 3-state outputs
- Pin compatible with industry types MM80C97. MC14503, and 340097
- 5-V, 10-V, and 15-V parametric ratings Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- 3-state hex buffer for interfacing IC's with data buses
- CMOS to TTL hex buffer





Fig. 1-Logic diagram of 1 to 6 identical buffers.

INGS, Absolute-Maximum Values:	M/
DLTAGE RANGE, (VDD)	
enced to V _{SS} Terminal)	
E RANGE, ALL INPUTS	
ENT, ANY ONE INPUT	DC
ATION PER PACKAGE (PD):	PC
C to +100°C	
0°C to +125°C Derate Linearity at 12mW/°C to 200mW	
ATION PER OUTPUT TRANSISTOR	
L PACKAGE-TEMPERATURE RANGE (All Package Types)	, P
MPERATURE RANGE (TA)	OP
PERATURE RANGE (Tstg)	ST
TURE (DURING SOLDERING):	
16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	1



CD4503B Types




Fig. 2—Typical n-channel output low (sink) current characteristics.





Fig. 3-Minimum n-channel output low (sink) current characteristics.




TERMINAL ASSIGNMENT


1.1 3

あったされていたが

STATIC ELECTRICAL CHARACTERISTICS


CHARAC- TERISTIC	STIC								(°C)	U N I	
	Vo	VIN	VDD					+ 25		T	
	(V)	(V)	(V)	-55	-40	+ 85	+ 125	Min.	Typ.	Max.	3
Quiescent		0,5	5	1	1	30	30	_	0.02	1	
Device		0,10	10	2	2	60	60	-	0.02	2	μΑ
Current,		0,15	15	4	4	120	120	_	0.02	4	" "
IDD Max.	· — ·	0,20	20	20	20	600	600		0.04	20	i i
Output		•	_								
Low	0.4	0	5	2.6	2.5	1.4	1.3	2.1	2.3	<u> </u>	
(Sink)	1.5	0	10 15	<u>6.5</u> 19.2	6.4	3.9	3.8	5.5	6.2		
Current	1.5		15	19.2	18.9	.11.4	11.2	16.1	23		
IOL Min. Output							54 			<u> </u>	
High	4.6	5	5	-1.2	-1.16	-0.7	-0.7	-1.02		. —	mA
(Source)	2.5	5	5		-5.7	-3.4	-3	-4.8	-6.1	—	
Current,	9.5	10	10		-3	-1.9	-1.8	-2.6			
IOH Min.	13.5	15	15	8.2	8	4.9	-4.8	-6.8	-14.1	. '	
Output							.				
Voltage:	— ["]	-0,5	5		0.0	05		-	0	0.05	
Low-	n n Na katal										
Level, 🐁	···	0,10	10	0.05				—	0	0.05	
VOL Max.	. <u>مک</u> انه	0,15	15		0.0	05		—	0	0.05	
Output											
Voltage:		0,5	5		4.9	95		4.95	5	.—	
High- Level,	_	0,10	10		0.0	95		9.95	10		
VOH Min.	_	0,15	15			95	-	14.95	15		
and the second se	0.5,4.5		5			5	-	-		1.5	
Voltage,	1,9	-	10		3	3		_		3	·
VIL Max.	1.5,13.5		15		4	1			_	-4	
Input							1				v
High	0.5,4.5	—	5		3.	5	2010	3.5	-	—	V
Voltage,	1,9		10		7		- N	7	—	·	ar a
	1.5,13.5	_	15		1	1		11		-	
Input									ء		
Current	-	0,18	18	±0.1	±0.1	±1	±1	—	± 10 ⁻⁵	±0.1	
IN Max. 3-State											
Output											μA
Leakage	0.18	0,18	18	±0.4	±0.4	± 12	± 12		± 10 ⁻⁴		
Current,	5,10	0,10	10	± 0.4	± 0.4	± 12	±12	-	± 10 *	± 0.4	
IOUT	I	1									1





3

COMMERCIAL CMOS HIGH VOLTAGE ICs






Fig. 7—Typical transition time as a function of load capacitance.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected that operation is always within the following ranges:

CHARACTERISTIC	LIN		
	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package- Temperature Range)	3	18	V

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C; input t_f , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω unless otherwise specified.

CHARACTERISTIC	V _{DD}	LIN		
CHARACTERISTIC	<u></u>	Тур.	Max.	UNITS
Propagation Delay Time:	5	75	150	[
Low-to-High, tpLH	10	35	70	ns
	15	25	50	
High-to-Low, tpHL	5	55	110	
	10	25	50	ns
	15	17	35	
Transition Time:	5	50	90	
Low-to-High, t _{TLH}	10	30	45	ns
	15	25	35	
High-to-Low, t _{THL}	5	35	70	
	10	20	40	ns
	15	13	25	
3-State Propagation Delay Time: $R_L = 1 k\Omega$	5	70	140	
tPHZ, tPZH	10	30	60	ns
	15	25	50	1
^t PZL, ^t PLZ	5	90	180	
	10	40	80	ns
	15	35	70	






Fig. 10-Quiescent-device-current test circuit.



MBJENT TEMPERATURE (T_A) - 25 °C






Fig. 11—Input-voltage test circuit.





Fig. 12—Input current test circuit.

۶.,



Dimensions and pad layout for CD4503BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	()		-		-	()	(6)	(-)			
CD4503BE	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4503BE	Samples
CD4503BEE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4503BE	Samples
CD4503BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4503BF	Samples
CD4503BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4503BF3A	Samples
CD4503BM	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4503BM	
CD4503BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4503BM	Samples
CD4503BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4503B	Samples
CD4503BPW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM503B	
CD4503BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM503B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4503B, CD4503B-MIL :

• Catalog : CD4503B

• Military : CD4503B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4503BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4503BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4503BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

1-Jul-2023



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4503BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD4503BNSR	SO	NS	16	2000	356.0	356.0	35.0
CD4503BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

1-Jul-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4503BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4503BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4503BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4503BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4503BM	D	SOIC	16	40	507	8	3940	4.32
CD4503BPW	PW	TSSOP	16	90	530	10.2	3600	3.5

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated