Data Sheet, V1.1, June 2007

# BTS5231-2GS

Smart High-Side Power Switch PROFET

Two Channels, 140 m  $\Omega$ 

## Automotive Power



Never stop thinking



#### **Table of Contents**

#### Page

Ρ	oduct Summary	3
1	Dverview .1 Block Diagram	5
2	Pin Configuration         2.1 Pin Assignment BTS5231-2GS         2.2 Pin Definitions and Functions	7
3	Electrical Characteristics	
4	Block Description and Electrical Characteristics         1 Power Stages         4.1.1 Output On-State Resistance         4.1.2 Input Circuit         4.1.3 Inductive Output Clamp         4.1.4 Electrical Characteristics         2 Protection Functions         4.2.1 Over Load Protection         4.2.2 Reverse Polarity Protection         4.2.3 Over Voltage Protection         4.2.4 Loss of Ground Protection         4.2.5 Electrical Characteristics         3 Diagnosis         4.3.1 ON-State Diagnosis         4.3.2 OFF-State Diagnosis         4.3.3 Sense Enable Function         4.3.4 Electrical Characteristics	10 10 11 13 15 16 16 16 17 18 19 21 22
5	Package Outlines BTS5231-2GS	25
6	Revision History	26



## Smart High-Side Power Switch PROFET

BTS5231-2GS



Product Summary

The BTS5231-2GS is a dual channel high-side power switch in PG-DSO-14-31 package providing embedded protective functions.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The device is monolithically integrated in Smart SIPMOS technology.

PG-DSO-14-31	
ARRAN A	

Operating voltage	$V_{\rm bb(on)}$	4.5 28 V
Over voltage protection	$V_{\rm bb(AZ)}$	41 V
On-State resistance	R <sub>DS(ON)</sub>	140 mΩ
Nominal load current (one channel active)	I <sub>L(nom)</sub>	1.8 A
Current limitation	I <sub>L(LIM)</sub>	8 A
Current limitation repetitive	I <sub>L(SCr)</sub>	3 A
Standby current for whole device with load	$I_{\rm bb(OFF)}$	2.5 μΑ

## **Basic Features**

- · Very low standby current
- 3.3 V and 5 V compatible logic pins
- Improved electromagnetic compatibility (EMC)
- · Stable behaviour at undervoltage
- · Logic ground independent from load ground
- · Secure load turn-off while logic ground disconnected

Туре	Ordering Code	Package
BTS5231-2GS	On request	PG-DSO-14-31



- Optimized inverse current capability
- Green product (RoHS compliant)
- AEC Qualified

## **Protective Functions**

- · Reverse battery protection without external components (GND resistor integrated)
- Short circuit protection
- Overload protection
- Multi-step current limitation
- · Thermal shutdown with restart
- · Thermal restart at reduced current limitation
- Overvoltage protection without external resistor
- Loss of ground protection
- Electrostatic discharge protection (ESD)

## **Diagnostic Functions**

- Enhanced IntelliSense signal for each channel
- Enable function for diagnosis pins (IS1 and IS2)
- Proportional load current sense signal by current source
- · High accuracy of current sense signal at wide load current range
- · Open load detection in ON-state by load current sense
- Over load (current limitation) diagnosis in ON-state, signalling by voltage source
- Latched over temperature diagnosis in ON-state, signalling by voltage source
- · Open load detection in OFF-state, signalling by voltage source

## Applications

- $\mu C$  compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- · All types of resistive, inductive and capacitive loads
- · Suitable for loads with high inrush currents, so as lamps
- · Suitable for loads with low currents, so as LEDs
- · Replaces electromechanical relays, fuses and discrete circuits



#### Overview


## 1 Overview

The BTS5231-2GS is a dual channel high-side power switch (two times 140 m $\Omega$ ) in PG-DSO-14-31 package providing embedded protective functions.

The Enhanced IntelliSense pins IS1 and IS2 provide a sophisticated diagnostic feedback signal including current sense function and open load in off state. The diagnosis signals can be switched on and off by the sense enable pin SEN.

An integrated ground resistor as well as integrated resistors at each input pin (IN1, IN2, SEN) reduce external components to a minimum.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart SIPMOS technology.



## 1.1 Block Diagram


Figure 1 Block Diagram



#### Overview

#### 1.2 Terms

Following figure shows all terms used in this data sheet.



#### Figure 2 Terms


Symbols without channel number are channel related and valid for each channel separately.



#### **Pin Configuration**

## 2 Pin Configuration

## 2.1 Pin Assignment BTS5231-2GS



#### Figure 3 Pin Configuration PG-DSO-14-31

#### 2.2 Pin Definitions and Functions

Pin	Symbol	I/O OD	Function
3	IN1	I	Input signal for channel 1
6	IN2	I	Input signal for channel 2
4	IS1	0	Diagnosis output signal channel 1
5	IS2	0	Diagnosis output signal channel 2
9	SEN	I	Sense Enable input for channel 1&2
12, 13	OUT1 <sup>1)</sup>	0	Protected high-side power output channel 1
10, 11	OUT2 <sup>1)</sup>	0	Protected high-side power output channel 2
2	GND	-	Ground connection
1, 7, 8, 14	VBB <sup>2)</sup>	-	Positive power supply for logic supply as well as output power supply

1) All output pins of each channel have to be connected

2) All VBB pins have to be connected



#### **Electrical Characteristics**

## 3 Electrical Characteristics

#### 3.1 Maximum Ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

Pos.	Parameter	Symbol	Limit	Values	Unit	Test Conditions
			min.	max.		
Supply	Voltage				1	
3.1.1	Supply voltage	$V_{\rm bb}$	-16	28	V	
3.1.2			0	20	V	$L = 8 \ \mu H$ $R = 0.2 \ \Omega^{-1}$
3.1.3	Voltage at power transistor	$V_{\rm DS}$		52	V	
3.1.4	Supply Voltage for Load Dump protection	$V_{\rm bb(LD)}$		40	V	$R_{\rm I} = 2 \ \Omega^{2)}$ $R_{\rm L} = 12 \ \Omega$
Power	Stages					
3.1.5	Load current	IL		$I_{\rm L(LIM)}$	А	3)
3.1.6	Maximum energy dissipation single pulse	E <sub>AS</sub>		45	mJ	<sup>4)</sup> $I_{L(0)} = 2.1 \text{ A}$ $T_{j(0)} = 150 \text{ °C}$ $V_{bb} = 13.5 \text{ V}$
3.1.7	Power dissipation (DC)	P <sub>tot</sub>		0.9	W	<sup>5)</sup> $T_{a} = 85 \text{ °C}$ $T_{j} \leq 150 \text{ °C}$
Logic I	Pins					
3.1.8	Voltage at input pin	V <sub>IN</sub>	-5 -16	10	V	$t \leq 2 \min$
3.1.9	Current through input pin	I <sub>IN</sub>	-2.0 -8.0	2.0	mA	$t \leq 2 \min$
3.1.10	Voltage at sense enable pin	$V_{SEN}$	-5 -16	10	V	$t \leq 2 \min$
3.1.11	Current through sense enable pin	$I_{\rm SEN}$	-2.0 -8.0	2.0	mA	$t \leq 2 \min$



#### **Electrical Characteristics**

#### $T_i$ = 25 °C (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	Unit	Test
			min.	max.		Conditions
3.1.12	Current through sense pin	I <sub>IS</sub>	-25	10	mA	-
Tempe	ratures			L		
3.1.13	Junction Temperature	Tj	-40	150	°C	
3.1.14	Dynamic temperature increase while switching	$\Delta T_{\rm j}$		60	°C	
3.1.15	Storage Temperature	$T_{\rm stg}$	-55	150	°C	
ESD SI	usceptibility			L		
3.1.16	ESD susceptibility HBM IN, SEN IS	V <sub>ESD</sub>	-1 -2	1 2	kV	according to EIA/JESD 22-A 114B

1) R and L describe the complete circuit impedance including line, contact and generator impedances.

OUT

2)  $R_{\rm I}$  is the internal resistance of the Load Dump pulse generator.

3) Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.

-4

4

Pulse shape represents inductive switch off: I<sub>L</sub>(t) = I<sub>L</sub>(0) \* (1 - t / t<sub>pulse</sub>); 0 < t < t<sub>pulse</sub>.

5) Device mounted on PCB (50 mm  $\times$  50 mm  $\times$  1.5 mm epoxy, FR4) with 6 cm<sup>2</sup> copper heatsinking area (one layer, 70  $\mu$ m thick) for V<sub>bb</sub> connection. PCB is vertical without blown air.



## 4 Block Description and Electrical Characteristics

#### 4.1 Power Stages

The power stages are built by a N-channel vertical power MOSFET (DMOS) with charge pump.

#### 4.1.1 Output On-State Resistance

The on-state resistance depends on the supply voltage as well as the junction temperature  $T_j$ . Figure 4 shows that dependencies for the typical on-state resistance  $R_{DS(ON)}$ . The on-state resistance in reverse polarity mode is described in Section 4.2.2.




Figure 4 Typical On-State Resistance

#### 4.1.2 Input Circuit

**Figure 5** shows the input circuit of the BTS5231-2GS. There is an integrated input resistor that makes external components obsolet. The current source to ground ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.




Figure 5 Input Circuit (IN1 and IN2)



A high signal at the input pin causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.




Figure 6 Switching a Load (resistive)

## 4.1.3 Inductive Output Clamp

When switching off inductive loads with high-side switches, the voltage  $V_{\rm OUT}$  drops below ground potential, because the inductance intends to continue driving the current.




Figure 7 Output Clamp (OUT1 and OUT2)

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps that negative output voltage at a certain level ( $V_{\text{OUT(CL)}}$ ). See **Figure 7** and **Figure 8** for details. Nevertheless, the maximum allowed load inductance is limited.






Figure 8 Switching an Inductance

## Maximum Load Inductance

While demagnization of inductive loads, energy has to be dissipated in the BTS5231-2GS. This energy can be calculated with following equation:

$$E = (V_{bb} - V_{OUT(CL)}) \cdot \left[\frac{V_{OUT(CL)}}{R_{L}} \cdot \ln\left(1 - \frac{V_{bb}}{V_{OUT(CL)}}\right) + I_{L}\right] \cdot \frac{L}{R_{L}}$$
(1)

This equation simplifies under the assumption of  $R_{\rm L}$  = 0:

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 - \frac{V_{bb}}{V_{OUT(CL)}}\right)$$
(2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 9** for the maximum allowed energy dissipation.




Figure 9 Maximum Energy Dissipation Single Pulse, T<sub>i,Start</sub> = 150 °C



#### 4.1.4 Electrical Characteristics

 $V_{bb}$  = 9 V to 16 V,  $T_j$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{bb}$  = 13.5 V,  $T_i$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Gener	ral	1					
4.1.1	Operating voltage	V <sub>bb</sub>	4.5		28	V	$V_{\rm IN}$ = 4.5 V, $R_{\rm L}$ = 12 Ω, $V_{\rm DS}$ < 0.5 V
4.1.2	Operating current one channel active two channels active	$I_{\rm GND}$		2.0 3.8	4.0 8.0	mA	$V_{\rm IN}$ = 5 V
4.1.3	Standby current for whole device with load	$I_{\rm bb(OFF)}$		1.5	2.5 2.5 10	μΑ	$V_{IN} = 0 V,$ $V_{SEN} = 0 V,$ $T_j = 25 \circ C$ $T_j = 85 \circ C^{1j}$ $T_j = 150 \circ C$
Outpu	It Characteristics						
4.1.4	On-State resistance per channel	R <sub>DS(ON)</sub>			140 260	mΩ	<i>I</i> <sub>L</sub> = 2.5 A <i>T</i> <sub>j</sub> = 25 °C <i>T</i> <sub>j</sub> = 150 °C
4.1.5	Output voltage drop limitation at small load currents	$V_{\rm DS(NL)}$		40		mV	I <sub>L</sub> < 0.15 Α
4.1.6	Nominal load current per channel one channel active two channels active	I <sub>L(nom)</sub>	1.8 1.3			A	$T_{\rm a}$ = 85 °C $T_{\rm j} \le 150$ °C <sup>2) 3)</sup>
4.1.7	Output clamp	V <sub>OUT(CL)</sub>	-24	-20	-17	V	<i>I</i> <sub>L</sub> = 40 mA
4.1.8	Output leakage current per channel	I <sub>L(OFF)</sub>		0.1	4.0	μA	$V_{\rm IN} = 0 V$
4.1.9	Inverse current capability	-I <sub>L(inv)</sub>		2		A	1)



 $V_{bb}$  = 9 V to 16 V,  $T_j$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{bb}$  = 13.5 V,  $T_j$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Therm	al Resistance		Į.				1
4.1.10	Junction to case	R <sub>thjc</sub>			48	K/W	1)
4.1.11	Junction to ambient <sup>2)</sup> one channel active all channels active	R <sub>thja</sub>		75 71		K/W	1) 2)
Input (	Characteristics						
4.1.12	Input resistance	R <sub>IN</sub>	2.0	3.5	5.5	kΩ	
4.1.13	L-input level	V <sub>IN(L)</sub>	-0.3		1.0	V	
4.1.14	H-input level	V <sub>IN(H)</sub>	2.6		5.7	V	
4.1.15	Input hysteresis	$\Delta V_{\mathrm{IN}}$		0.25		V	1)
4.1.16	L-input current	$I_{\rm IN(L)}$	3	18	75	μA	$V_{\rm IN}$ = 0.4 V
4.1.17	H-input current	$I_{\rm IN(H)}$	10	38	75	μA	$V_{\rm IN}$ = 5 V
Timing	js						
4.1.18	Turn-on time to 90% $V_{OUT}$	t <sub>ON</sub>		80	250	μS	$R_{\rm L}$ = 12 Ω, $V_{\rm bb}$ = 13.5 V
4.1.19	Turn-off time to 10% $V_{OUT}$	t <sub>OFF</sub>		100	250	μS	$R_{\rm L}$ = 12 Ω, $V_{\rm bb}$ = 13.5 V
4.1.20	slew rate 30% to 70% V <sub>OUT</sub>	$dV/dt_{ON}$	0.1	0.3	0.5	V/µs	$R_{\rm L}$ = 12 Ω, $V_{\rm bb}$ = 13.5 V
4.1.21	slew rate 70% to 30% V <sub>OUT</sub>	-d <i>V</i> / dt <sub>OFF</sub>	0.1	0.26	0.5	V/µs	$R_{\rm L}$ = 12 Ω, $V_{\rm bb}$ = 13.5 V

1) Not subject to production test, specified by design

2) Device mounted on PCB (50 mm × 50 mm × 1.5 mm epoxy, FR4) with 6 cm<sup>2</sup> copper heatsinking area (one layer, 70  $\mu$ m thick) for  $V_{bb}$  connection. PCB is vertical without blown air

3) Not subject to production test, parameters are calculated from  $R_{\rm DS(ON)}$  and  $R_{\rm th}$ 

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.



#### **Protection Functions**

## 4.2 **Protection Functions**

The device is fully protected by embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

## 4.2.1 Over Load Protection

The load current  $I_{\text{OUT}}$  is limited by the device itself in case of over load or short circuit to ground. There are three steps of current limitation which are selected automatically depending on the voltage  $V_{\text{DS}}$  across the power DMOS. Please note that the voltage at the OUT pin is  $V_{\text{bh}} - V_{\text{DS}}$ . Please refer to following figure for details.




Figure 10 Current Limitation (minimum values)

Current limitation is realized by increasing the resistance of the device which leads to rapid temperature rise inside. A temperature sensor for each channel causes an overheated channel to switch off to prevent destruction. After cooling down with thermal hysteresis, the channel switches on again. Please refer to **Figure 11** for details.




Figure 11 Shut Down by Over Temperature

In short circuit condition, the load current is initially limited to  $I_{L(LIM)}$ . After thermal restart, the current limitation level is reduced to  $I_{L(SCr)}$ . The current limitation level is reset to  $I_{L(LIM)}$  by switching off the device ( $V_{IN} = 0$  V).



#### **Protection Functions**

### 4.2.2 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode causes power dissipation. Additional power is dissipated by the integrated ground resistor. Use following formula for estimation of total power dissipation  $P_{\rm diss(rev)}$  in reverse polarity mode.

$$P_{\text{diss(rev)}} = \sum (V_{\text{DS(rev)}} I_{\text{L}}) + \frac{V_{\text{bb}}^2}{R_{\text{GND}}}$$
(3)

The reverse current through the intrinsic body diode has to be limited by the connected load. The current trough sense pins IS1 and IS2 has to be limited (please refer to maximum ratings on **Page 8**). The over-temperature protection is not active during reverse polarity.

#### 4.2.3 Over Voltage Protection

In addition to the output clamp for inductive loads as described in **Section 4.1.3**, there is a clamp mechanism for over voltage protection. Because of the integrated ground resistor, over voltage protection does not require external components.

As shown in **Figure 12**, in case of supply voltages greater than  $V_{bb(AZ)}$ , the power transistor opens and the voltage across logic part is clamped. As a result, the internal ground potential rises to  $V_{bb}$  -  $V_{bb(AZ)}$ . Due to the ESD zener diodes, the potential at pin IN1, IN2 and SEN rises almost to that potential, depending on the impedance of the connected circuitry.




Figure 12 Over Voltage Protection

## 4.2.4 Loss of Ground Protection

In case of complete loss of the device ground connections, but connected load ground, the BTS5231-2GS securely changes to or keeps in off state.



#### **Protection Functions**

#### 4.2.5 Electrical Characteristics

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Over L	oad Protection	L	1	1			II.
4.2.1	Load current limitation	$I_{L(\text{LIM})}$	8 5 1.6		16 10 6	A	$V_{\rm DS} = 7 V V_{\rm DS} = 14 V V_{\rm DS} = 28 V^{(1) (2)}$
4.2.2	Repetitive short circuit current limitation	$I_{\rm L(SCr)}$		3		A	$T_{\rm j} = T_{\rm j(SC)}^{2}$
4.2.3	Initial short circuit shut down time	$t_{\rm OFF(SC)}$		0.5		ms	$T_{ m jStart}$ = 25 °C <sup>2)</sup> $R_{ m thja}$ = 40 K/W
4.2.4	Thermal shut down temperature	$T_{j(SC)}$	150	170 <sub>2)</sub>		°C	
4.2.5	Thermal hysteresis	$\Delta T_{\rm j}$		10		К	
Revers	se Battery	-					
4.2.6	Drain-Source diode voltage ( $V_{OUT} > V_{bb}$ )	-V <sub>DS(rev)</sub>			700	mV	$I_{\rm L}$ = -1.6 A, $V_{\rm bb}$ = -13.5 V, $T_{\rm j}$ = 150 °C
4.2.7	Reverse current through GND pin	$-I_{\rm GND}$		65		mA	$V_{\rm bb}$ = -13.5 V <sup>2</sup> )
Groun	d Circuit						+
4.2.8	Integrated Resistor in	$R_{\rm GND}$	115	220	350	Ω	<i>T</i> <sub>j</sub> < 150 °C
	GND line		200		350	Ω	T <sub>i</sub> = 150 °C
Over V	/oltage						+
4.2.9	Overvoltage protection	$V_{\rm bb(AZ)}$	41	47	53	V	I <sub>bb</sub> = 2 mA
Loss c	of GND		Į.	Į.			
4.2.10	Output current while GND disconnected	$I_{\rm L(GND)}$			2	mA	$I_{IN} = 0,^{2) 3}$ $I_{SEN} = 0,$ $I_{IS} = 0, I_{GND} = 0$

2) Not subject to production test, specified by design

3) No connection at these pins



#### 4.3 Diagnosis

For diagnosis purpose, the BTS5231-2GS provides an Enhanced IntelliSense signal at pins IS1 and IS2. This means in detail, the current sense signal  $I_{IS}$ , a proportional signal to the load current (ratio  $k_{ILIS} = I_L / I_{IS}$ ), is provided as long as no failure mode (see **Table 1**) occurs. In case of a failure mode,  $V_{IS(fault)}$  is fed to the diagnosis pin.




Figure 13 Block Diagram: Diagnosis

Operation Mode	Input	Output Level	Diagnostic Output			
	Level		SEN = H	SEN = L		
Normal Operation (OFF)	L	GND	Z	Z		
Short Circuit to GND	(OFF-State)	GND	Z	Z		
Over-Temperature	T	Z	Z	Z		
Short Circuit to V <sub>bb</sub>	-	V <sub>bb</sub>	$V_{\rm IS} = V_{\rm IS(fault)}$	Z		
Open Load	-	< V <sub>OUT(OL)</sub>	Z	Z		
		> V <sub>OUT(OL)</sub>	$V_{\rm IS}$ = $V_{\rm IS(fault)}$	Z		

## Table 1 Truth Table <sup>1)</sup>



Operation Mode	Input Level	Output Level	Diagnostic Output		
			SEN = H	SEN = L	
Normal Operation (ON)	Н	$\sim V_{\rm bb}$	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$	Z	
Current Limitation	(ON-State)	< V <sub>bb</sub>	$V_{\rm IS} = V_{\rm IS(fault)}$	Z	
Short Circuit to GND		~GND	$V_{\rm IS} = V_{\rm IS(fault)}$	Z	
Over-Temperature		Z	$V_{\rm IS} = V_{\rm IS(fault)}$	Z	
Short Circuit to V <sub>bb</sub>		V <sub>bb</sub>	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$	Z	
Open Load		V <sub>bb</sub>	Z	Z	

#### Table 1Truth Table (cont'd)<sup>1)</sup>

1) L = Low Level, H = High Level, Z = high impedance, potential depends on leakage currents and external circuit

## 4.3.1 ON-State Diagnosis

The standard diagnosis signal is a current sense signal proportional to the load current. The accuracy of the ratio ( $k_{ILIS} = I_L / I_{IS}$ ) depends on the temperature. Please refer to **Figure 14** for details. Usually a resistor  $R_{IS}$  is connected to the current sense pin. It is recommended to use sense resistors  $R_{IS} > 500 \Omega$ . A typical value is 4.7 k $\Omega$ 




Figure 14 Current Sense Ratio  $k_{\text{ILIS}}^{1}$ 

<sup>1)</sup> The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in Section 4.3.4 (Position 4.3.6).



Details about timings between the diagnosis signal  $I_{\rm IS}$  and the output voltage  $V_{\rm OUT}$  and load current  $I_{\rm L}$  in ON-state can be found in **Figure 15**.




Figure 15 Timing of Diagnosis Signal in ON-state

In case of over-load as well as over-temperature, the voltage  $V_{\rm IS(fault)}$  is fed to the diagnosis pins as long as the according input pin is high. This means, even if the overload disappears after the first thermal shutdown or when the device keeps switching on and off in over-load condition (thermal toggling), the diagnosis signal ( $V_{\rm IS(fault)}$ ) is constantly available. Please refer to **Figure 16** for details. Please note, that if the overload disappears before the first thermal shutdown, the diagnosis signal ( $V_{\rm IS(fault)}$ ) may remain for approximately up to 300 µs longer than the duration of the overload.

As a result open load and over load including over temperature can be differentiated in ON-state.

Consideration must be taken in the selection of the sense resistor in order to distinguish nominal currents from the overload/short circuit fault state. A potential of 5 V at the sense pin can be achieved with a big sense resistor even with currents being much smaller than the current limitation.






Figure 16 Timing of Diagnosis Signal in Over Load Condition

## 4.3.2 OFF-State Diagnosis

Details about timings between the diagnosis signal  $I_{IS}$  and the output voltage  $V_{OUT}$  and load current  $I_{L}$  in OFF-state can be found in **Figure 17**. For open load diagnosis in OFF-state an external output pull-up resistor ( $R_{OL}$ ) is necessary.




Figure 17 Timing of Diagnosis Signal in OFF-State

For calculation of the pull-up resistor, just the external leakage current  $I_{\text{leakage}}$  and the open load threshold voltage  $V_{\text{OUT(OL)}}$  has to be taken into account.


$$R_{\rm OL} = \frac{V_{\rm bb(min)} - V_{\rm OUT(OL,max)}}{I_{\rm leakage}}$$
(4)

 $I_{\rm leakage}$  defines the leakage current in the complete system e.g. caused by humidity. There is no internal leakage current from out to ground at BTS5231-2GS.  $V_{\rm bb(min)}$  is the minimum supply voltage at which the open load diagnosis in off state must be ensured. To reduce the stand-by current of the system, an open load resistor switch  $(S_{\rm OL})$  is recommended.



## 4.3.3 Sense Enable Function

The diagnosis signals have to be switched on by a high signal at sense enable pin (SEN). See **Figure 18** for details on the timing between SEN pin and diagnosis signal  $I_{IS}$ . Please note that the diagnosis is disabled, when no signal is provided at pin SEN.



#### Figure 18 Timing of Sense Enable Signal

The SEN pin circuit is designed equal to the input pin. Please refer to **Figure 5** for details. The resistors  $R_{\text{lim}}$  are recommended to limit the current through the sense pins IS1 and IS2 in case of reverse polarity and over-voltage. Please refer to maximum ratings on **Page 8**. The stand-by current of the BTS5231-2GS is minimized, when both input pins (IN1 and IN2) and the sense enable pin (SEN) are on low level.



#### 4.3.4 Electrical Characteristics

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm SEN}$  = 5 V (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.	-	
Gener	al Definition	r.					
4.3.1	Diagnostics signal in failure mode	$V_{\rm IS(fault)}$	5		9	V	$V_{\rm IN}$ = 0 V $V_{\rm OUT}$ = $V_{\rm bb}$ $I_{\rm IS}$ = 1 mA
4.3.2	Diagnostics signal current limitation in failure mode	$I_{\rm IS(LIM)}$	3			mA	$V_{\rm IN} = 0 V$ $V_{\rm OUT} = V_{\rm bb}$
Open	Load at OFF-State						
4.3.3	Open load detection threshold voltage	$V_{\rm OUT(OL)}$	1.6	2.8	4.4	V	
4.3.4	Sense signal invalid after negative input slope	t <sub>d(fault)</sub>			1.2	ms	$V_{\rm IN}$ = 5 V to 0 V $V_{\rm OUT}$ = $V_{\rm bb}$
4.3.5	Fault signal settling time	t <sub>s(fault)</sub>			200	μs	$V_{\rm IN} = 0 V$ $V_{\rm OUT} = 0 V to$ $> V_{\rm OUT(OL)}$ $I_{\rm IS} = 1 \text{ mA}$
Load	Current Sense						
4.3.6	Current sense ratio	k <sub>ILIS</sub>					$V_{\rm IN}$ = 5 V
	$I_{L} = 0.04 \text{ A}$ $I_{L} = 0.34 \text{ A}$ $I_{L} = 0.6 \text{ A}$ $I_{L} = 1.0 \text{ A}$ $I_{L} = 2.6 \text{ A}$ $I_{L} = 0.04 \text{ A}$ $I_{L} = 0.34 \text{ A}$ $I_{L} = 0.6 \text{ A}$ $I_{L} = 1.0 \text{ A}$		600 1210 1210 1220 600 1210 1210 1210	2000 1490 1416 1410 1405 1950 1490 1416 1410	3850 1830 1645 1600 1590 3750 1830 1645 1600		<i>T</i> <sub>j</sub> = −40 °C <i>T</i> <sub>j</sub> = 150 °C
	$I_{\rm L} = 1.0 \rm{A}$ $I_{\rm L} = 2.6 \rm{A}$		1210	1405	1590		
4.3.7	Current sense voltage limitation	$V_{\rm IS(LIM)}$	5.0	5.9	7.5	V	$I_{\rm IS}$ = 0.5 mA $I_{\rm L}$ = 2.6 A



 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm SEN}$  = 5 V (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
4.3.8	Current sense leakage/offset current	$I_{\rm IS(LH)}$			3.5	μA	$V_{\rm IN}$ = 5 V $I_{\rm L}$ = 0 A
4.3.9	Current sense leakage, while diagnosis disabled	$I_{\rm IS(dis)}$			1	μA	$V_{\rm SEN}$ = 0 V $I_{\rm L}$ = 2.6 A
4.3.10	Current sense settling time to $I_{\rm IS}$ static ±10% after positive input slope	t <sub>sIS(ON)</sub>			300	μS	$V_{\rm IN} = 0 \ {\rm V} \ {\rm to} \ 5 \ {\rm V}$ $I_{\rm L} = 1.6 \ {\rm A}$
4.3.11	Current sense settling time to $I_{\rm IS}$ static ±10% after change of load current	t <sub>sIS(LC)</sub>			50	μS	$V_{IN} = 5 V$ $I_{L} = 1 A \text{ to } 0.6 A$
Over L	oad in ON-State						
4.3.12	Over load detection current	I <sub>L(OVL)</sub>	4		$I_{\rm L(LIM)}$	A	$V_{\rm IN} = 5 V$ $V_{\rm IS} = V_{\rm IS(fault)}$
4.3.13	Sense signal settling time in overload condition	t <sub>sIS(OVL)</sub>			200	μS	$V_{\rm OUT} = 2 V$ $V_{\rm IN} = 0 V \text{ to } 5 V$
Sense	Enable						
4.3.14	Input resistance	R <sub>SEN</sub>	2.0	3.5	5.5	kΩ	
4.3.15	L-input level	$V_{\rm SEN(L)}$	-0.3		1.0	V	
4.3.16	H-input level	$V_{\rm SEN(H)}$	2.6		5.7	V	
4.3.17	L-input current	$I_{\rm SEN(L)}$	3	18	75	μA	$V_{\rm SEN}$ = 0.4 V
4.3.18	H-input current	$I_{\rm SEN(H)}$	10	38	75	μA	$V_{\rm SEN}$ = 5 V
4.3.19	Current sense settling time after positive SEN slope	$t_{\rm sIS(SEN)}$		3	25	μs	$V_{\text{SEN}} = 0 \text{ V to 5 V}$ $V_{\text{IN}} = 0 \text{ V}$ $V_{\text{OUT}} > V_{\text{OUT(OL)}}$
4.3.20	Current sense deactivation time after negative SEN slope	t <sub>dIS(SEN)</sub>			25	μs	$V_{\rm SEN}$ = 5 V to 0 V $I_{\rm L}$ = 2 A $R_{\rm S}$ = 5 k $\Omega^{1)}$

1) Not subject to production test, specified by design



Package Outlines BTS5231-2GS






Figure 19 PG-DSO-14-31 (Plastic Dual Small Outline Package)

#### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.



#### **Revision History**

## 6 Revision History

Version	Date	Changes				
V1.1 2007-06-14		Chapter 4.3.3 Before : Please note that the diagnosis is <b>en</b> abled, when no signal is provided at pin SEN After : Please note that the diagnosis is <b>dis</b> abled, when no signal is provided at pin SEN				
V1.0	2007-04-17	Creation of the green datasheet. Delta sheet to the grey BTS5231GS datasheet of December the 19th 2005 version 1.0 : Parameter 3.1.6 : Change to 45mJ at 13.5V Figure 9 new. Parameter 4.1.7 : Change to -24V min, -17V max • Modification of the green logos (suppression in the package outline and addition on the overview page				
		outline and addition on the overview page 4.3.11: Test conditions: Typo corrected				



Edition 2007-06-14

Published by Infineon Technologies AG 81726 München, Germany

© Infineon Technologies AG 2007. All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support devices or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.