Data Sheet

1.5MHz, 2A, STEP DOWN DC-DC CONVERTER

AUR9719

General Description

The AUR9719 is a high efficiency step-down DC-DC voltage converter. The chip operation is optimized by peak-current mode architecture with built-in synchronous power MOS switchers. The oscillator and timing capacitors are all built-in providing an internal switching frequency of 1.5MHz that allows the use of small surface mount inductors and capacitors for portable product implementations.

Integrated Soft Start (SS), Under Voltage Lock Out (UVLO), Thermal Shutdown Detection (TSD) and Short Circuit Protection are designed to provide reliable product applications.

The device is available in adjustable output voltage versions ranging from 0.8V to $9\times V_{\rm IN}$ when input voltage range is from 2.7V to 5.5V , and is able to deliver up to 2.0A.

The AUR9719 is available in DFN-3×3-6 package.

Features

- High Efficiency Buck Power Converter
- Output Current: 2A
- Low $R_{DS(ON)}$ Internal Switch: $100m\Omega$
- Adjustable Output Voltage from 0.8V to 9×V_{IN}
- Wide Operating Voltage Range: 2.7V to 5.5V
- Built-in Power Switches for Synchronous Rectification with High Efficiency
- 800mV Feedback Voltage
- 1.5MHz Constant Frequency Operation
- Thermal Shutdown Protection
- Low Drop-out Operation at 90% Duty Cycle
- No Schottky Diode Required

Applications

- LCD TV
- Set Top Box
- Post DC-DC Voltage Regulation
- PDA and Notebook Computers




Figure 1. Package Type of AUR9719



AUR9719

Pin Configuration




Figure 2. Pin Configuration of AUR9719 (Top View)

Pin Description

Pin Number	Pin Name	I/O	Function
1	FB	INPUT	Output voltage feedback pin
2	GND	GROUND	Ground pin
3	SW	OUTPUT	Switch output pin
4	VIN_SW	INPUT	Power supply input for the MOSFET switch
5	VIN_A	INPUT	Supply input for the analog circuit
6	EN	INPUT	Enable pin. Active high



AUR9719

Functional Block Diagram





Figure 3. Functional Block Diagram of AUR9719

Ordering Information



Package	Temperature Range	Part Number	Marking ID	Packing Type
DFN-3×3-6	-40 to 80°C	AUR9719AGD	9719A	Tape & Reel

BCD Semiconductor's Pb-free products, as designated with "G" in the part number, are RoHS compliant and green.



AUR9719

Absolute Maximum Ratings (Note 1)

Parameter	Symbol	Value	Unit
Supply Input Voltage (VIN_SW)	V_{IN_SW}	0 to 6.0	V
Supply Input Voltage (VIN_A)	V_{IN_A}	0 to 6.0	V
Voltage from VIN_SW to VIN_A Pin	$V_{IN(SW_A)}$	-0.3 to 0.3	V
SW Pin Switch Voltage	$V_{\rm SW}$	-0.3 to V _{IN_SW} +0.3	V
SW Pin Switch Current	I_{SW}	3.2	A
Enable Voltage	V_{EN}	-0.3 to $V_{IN_A}+0.3$	V
Power Dissipation (On PCB, T _A =25°C)	P _D	2.49	W
Thermal Resistance (Junction to Ambient, Simulation)	$ heta_{ m JA}$	40.11	°C/W
Operating Junction Temperature	\mathbf{T}_{J}	150	°C
Operating Temperature	T_{OP}	-40 to 85	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD (Human Body Model)	$V_{ m HBM}$	2000	V
ESD (Machine Model)	V _{MM}	200	V

Note 1: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply Input Voltage	V_{IN}	2.7	5.5	V
Junction Temperature Range	T_{J}	-20	125	°C
Ambient Temperature Range	T_{A}	-40	80	°C



AUR9719

Electrical Characteristics


 $V_{IN_SW} = V_{IN_A} = V_{EN} = 5V, \ V_{OUT} = 1.2V, \ V_{FB} = 0.8V, \ L = 3.3 \mu H, \ C_{IN} = 4.7 \mu F, \ C_{OUT} = 22 \mu F, \ T_A = 25 ^{\circ}C, \ unless \ otherwise specified.$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range	$V_{\rm IN}$	$V_{IN}=V_{IN_SW}=V_{IN_A}$	2.7		5.5	V
Shutdown Current	I_{OFF}	V _{EN} =0V		4		μA
Active Current	I_{ON}	$V_{FB}=0.95V$		460		μA
Regulated Feedback Voltage	V_{FB}	For Adjustable Output Voltage	0.784	0.8	0.816	V
Regulated Output Voltage Accuracy	ΔV_{OUT}	V _{IN} =2.7V to 5.5V, I _{OUT} =10mA to 2A	-3		3	%
Peak Inductor Current	/V _{OUT}		2.2	3.2	0	A
Oscillator Frequency	f_{OSC}		1.2	1.5	1.8	MHz
PMOSFET R _{ON}	$R_{ON(P)}$	I _{SW} =0.75A		100		mΩ
NMOSFET R _{ON}	$R_{ON(N)}$	I _{SW} =0.75A		100		mΩ
EN Input High Threshold Voltage	$V_{\text{EN_H}}$		1.5			V
EN Input Low Threshold Voltage	V _{EN_L}				0.4	V
EN Input Current	I_{EN}			2		μA
Soft-start Time	t_{SS}			450		μs
Maximum Duty Cycle	D_{MAX}		90			%
II I WIE I		Rising		2.4		
Under Voltage Lock Out Threshold	V_{UVLO}	Falling		2.3		V
		Hysteresis		0.1		
Thermal Shutdown	T_{SD}	Hysteresis=30°C		150		°C



AUR9719

Typical Performance Characteristics







Figure 4. Efficiency vs. Output Current (Vout=1.0V)

Figure 5. Efficiency vs. Output Current (Vout=1.2V)






Figure 6. Efficiency vs. Output Current (Vout=1.8V)

Figure 7. Efficiency vs. Output Current (Vout=2.5V)



AUR9719





Figure 8. Efficiency vs. Output Current (Vout=3.3V)

Figure 9. Load Regulation (Vout=1.0±0.03V)






Figure 10. Load Regulation (V_{OUT}=1.2±0.03V)

Figure 11. Load Regulation (V_{OUT} =1.8±0.03V)



AUR9719




Figure 12. Load Regulation (V_{OUT}=2.5±0.03V)

Figure 13. Load Regulation (V_{OUT}=3.3±0.03V)





Figure 14. Line Regulation (Vout=1.0±0.03V)

Figure 15. Line Regulation (V_{OUT} =1.2±0.03V)



AUR9719







Figure 16. Line Regulation (V_{OUT}=1.8±0.03V)

Figure 17. Line Regulation (V_{OUT}=2.5±0.03V)







Figure 18. Line Regulation (Vout=3.3±0.03V)

Figure 19.EN Threshold Voltage vs. Input Voltage



AUR9719







Figure 20. Frequency vs. Input Voltage

Figure 21.Temperature vs. Output Current









Figure 23. Shut Down through EN ($V_{IN}=5V$, $V_{EN}=5V$ to 0V, $V_{OUT}=3.3V$, $I_{OUT}=2.0A$)



AUR9719







Figure 24. Output Ripple Voltage (V_{IN}=5.0V, V_{OUT}=1.0V, I_{OUT}=1.0A)

Figure 25. Output Ripple Voltage (VIN=5.0V, VOUT =1.0V, IOUT=2.0A)







Figure 26. Output Ripple Voltage (V_{IN} =5.0V, V_{OUT} =3.3V, I_{OUT} =1.0A)

Figure 27. Output Ripple Voltage (V_{IN} =5.0V, V_{OUT} =3.3V, I_{OUT} =2.0A)



AUR9719






Figure 28. Load Transition (V_{IN} =5.0V, V_{OUT} =1.0V, I_{OUT} =0.1 to 1A)

Figure 29. Load Transition (V_{IN} =5.0V, V_{OUT} =1.0V, I_{OUT} =0.1 to 2A)






Figure 30. Load Transition (VIN=5.0V, VOUT=3.3V, IOUT=0.1A to 1.0A)

Figure 31. Load Transition (VIN=5.0V, VOUT=3.3V, IOUT=0.1A to 2.0A)



AUR9719




Figure 32. Short Circuit Protection (V_{IN} =5V, V_{OUT} =3.3V, I_{OUT} =2.0A)




Figure 33. Short Circuit Recovery (V_{IN}=5V, V_{OUT}=3.3V, I_{OUT}=2.0A)



AUR9719

Application Information

The basic AUR9719 application circuit is shown in Figure 36, external components selection is determined by the load current and is critical with the selection of inductor and capacitor values.

1. Inductor Selection

For most applications, the value of inductor is chosen based on the required ripple current with the range of $1\mu H$ to $6.8\mu H$.

$$\Delta I_L = \frac{1}{f \times L} V_{OUT} (1 - \frac{V_{OUT}}{V})$$

The largest ripple current occurs at the highest input voltage. Having a small ripple current reduces the ESR loss in the output capacitor and improves the efficiency. The highest efficiency is realized at low operating frequency with small ripple current. However, larger value inductors will be required. A reasonable starting point for ripple current setting is $\triangle\,I_L=40\%\,I_{MAX}$. For a

maximum ripple current stays below a specified value, the inductor should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_L(MAX)}\right] \left[1 - \frac{V_{OUT}}{V_{IN}(MAX)}\right]$$

The DC current rating of the inductor should be at least equal to the maximum output current plus half the highest ripple current to prevent inductor core saturation. For better efficiency, a lower DC-resistance inductor should be selected.

2. Capacitor Selection

The input capacitance, $C_{\rm IN}$, is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} = I_{OMAX} \times \frac{[V \quad (V - V)]^{\frac{1}{2}}}{V_{IN}}$$

It indicates a maximum value at V_{IN} =2 V_{OUT} , where I_{RMS} = I_{OUT} /2. This simple worse-case condition is commonly used for design because even significant

deviations do not much relieve. The selection of C_{OUT} is determined by the Effective Series Resistance (ESR) that is required to minimize output voltage ripple and load step transients, as well as the amount of bulk capacitor that is necessary to ensure that the control loop is stable. Loop stability can be also checked by viewing the load step transient response as described in the following section. The output ripple, $\triangle V_{OUT}$, is determined by:

$$\Delta V_{OUT} \le \Delta I_L [ESR + \frac{1}{8 \times f \times C_{OUT}}]$$

The output ripple is the highest at the maximum input voltage since $\triangle I_L$ increases with input voltage.

3. Load Transient

A switching regulator typically takes several cycles to respond to the load current step. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $\triangle I_{LOAD} \times ESR$, where ESR is the effective series resistance of output capacitor. $\triangle I_{LOAD}$ also begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. During the recovery time, V_{OUT}

can be monitored for overshoot or ringing that would indicate a stability problem.

4. Output Voltage Setting

The output voltage of AUR9719 can be adjusted by a resistive divider according to the following formula:

$$V_{OUT} = V_{REF} \times (1 + \frac{R_1}{R_2}) = 0.8V \times (1 + \frac{R_1}{R_2})$$

The resistive divider senses the fraction of the output voltage as shown in Figure 34.




Figure 34. Setting the Output Voltage



AUR9719

Application Information (Continued)

5. Short-Circuit Protection

When AUR9719 output node is shorted to GND, as V_{FB} drop under 0.4V, chip will enter soft-start to protect itself, when short circuit is removed, and V_{FB} rise over 0.4V, AUR9719 enter normal operation again. If AUR9719 reach OCP threshold while short circuit, AUR9719 will enter soft-start cycle until the current under OCP threshold.

6. Efficiency Considerations

The efficiency of switching regulator is equal to the output power divided by the input power times 100%. It is usually useful to analyze the individual losses to determine what is limiting efficiency and which change could produce the largest improvement. Efficiency can be expressed as:

Efficiency=100%-L1-L2-.....

Where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the regulator produce losses, two major sources usually account for most of the power losses: $V_{\rm IN}$ quiescent current and I^2R losses. The $V_{\rm IN}$ quiescent current loss dominates the efficiency loss at very light load currents and the I^2R loss dominates the efficiency loss at medium to heavy load currents.

6.1 The $V_{\rm IN}$ quiescent current loss comprises two parts: the DC bias current as given in the electrical characteristics and the internal MOSFET switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each cycle the gate is switched from high to low, then to high again, and the packet of charge, dQ moves from $V_{\rm IN}$ to ground. The resulting dQ/dt is the current out of $V_{\rm IN}$ that is typically larger than the internal DC bias current. In continuous mode,

$$I_{GATE} = f \times (Q_P + Q_N)$$

Where Q_P and Q_N are the gate charge of power PMOSFET and NMOSFET switches. Both the DC bias current and gate charge losses are proportional to the V_{IN} and this effect will be more serious at higher input voltages.

6.2 I²R losses are calculated from internal switch resistance, R_{SW} and external inductor resistance R_L . In continuous mode, the average output current flowing through the inductor is chopped between power PMOSFET switch and NMOSFET switch. Then, the series resistance looking into the LX pin is a function of both PMOSFET $R_{DS(ON)}$ and NMOSFET $R_{DS(ON)}$ resistance and the duty cycle (D):

$$R_{SW} = R_{DS(ON)P} \times D + R_{DS(ON)N} \times (1 - D)$$

Therefore, to obtain the I^2R losses, simply add R_{SW} to R_L and multiply the result by the square of the average output current.

Other losses including $C_{\rm IN}$ and $C_{\rm OUT}$ ESR dissipative losses and inductor core losses generally account for less than 2 % of total additional loss.

7. Thermal Characteristics

In most applications, the part does not dissipate much heat due to its high efficiency. However, in some conditions when the part is operating in high ambient temperature with high $R_{\rm DS(ON)}$ resistance and high duty cycles, such as in LDO mode, the heat dissipated may exceed the maximum junction temperature. To avoid the part from exceeding maximum junction temperature, the user should do some thermal analysis. The maximum power dissipation depends on the layout of PCB, the thermal resistance of IC package, the rate of surrounding airflow and the temperature difference between junction and ambient.

8. PCB Layout Considerations

When laying out the printed circuit board, the following checklist should be used to optimize the performance of AUR9719.

- The power traces, including the GND trace, the LX trace and the VIN trace should be kept direct, short and wide.
- 2) Put the input capacitor as close as possible to the VIN and GND pins.
- 3) The FB pin should be connected directly to the feedback resistor divider.
- 4) Keep the switching node, LX, away from the sensitive FB pin and the node should be kept small area.



AUR9719

Application Information (Continued)





Figure 35. Layout Example of AUR9719



AUR9719

Typical Application



Note 2:
$$V_{OUT} = V_{REF} \times (1 + \frac{R_1}{R_2})$$
.

Figure 36. Typical Application Circuit of AUR9719


Table 1. Component Guide

V _{OUT} (V)	R 1 (kΩ)	R2 (kΩ)	L1 (µH)
3.3	31.25	10	3.3
2.5	21.5	10	3.3
1.8	12.5	10	3.3
1.2	5	10	3.3
1.0	3	10	3.3



AUR9719

Mechanical Dimensions



NOT RECOMMENDED FOR NEW DESIGN **CONTACT US**





BCD Semiconductor Manufacturing Limited

http://www.bcdsemi.com

IMPORTANT NOTICE

BCD Semiconductor Manufacturing Limited reserves the right to make changes without further notice to any products or specifications herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arising out of the application or use of any its products or circuits. BCD Semiconductor Manufacturing Limited does not convey any license under its patent rights or other rights nor the rights of others.

MAIN SITE

- Headquarters

No. 1600, Zi Xing Road, Shanghai ZiZhu Science-based Industrial Park, 200241, China Tel: +86-21-24162266, Fax: +86-21-24162277

REGIONAL SALES OFFICE

Shenzhen Office

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd., Shenzhen Office Unit A Room 1203, Skyworth Bldg., Gaoxin Ave.1.S., Nanshan District, Shenzhen,

China Tel: +86-755-8826 7951 Fax: +86-755-8826 7865

- Wafer Fab

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd. 800 Yi Shan Road, Shanghai 200233, China Tel: +86-21-6485 1491, Fax: +86-21-5450 0008

Taiwan Office

BCD Semiconductor (Taiwan) Company Limited 4F, 298-1, Rui Guang Road, Nei-Hu District, Taipei,

Tel: +886-2-2656 2808 Fax: +886-2-2656 2806

USA Office BCD Semiconductor Corp. 30920 Huntwood Ave. Hayward, CA 94544, USA Tel: +1-510-324-2988 Fax: +1-510-324-2788