DGG PACKAGE

(TOP VIEW)

SLLS292B - APRIL 1998 - REVISED JANUARY 2000

- 9 Channels for the Data and Control Paths of the Small Computer Systems Interface (SCSI)
- Supports Single-Ended and Low-Voltage Differential (LVD) SCSI
- CMOS Input Levels ('LVDM976) or TTL Input Levels ('LVDM977) Available
- Includes DIFFSENS Comparators on CDE0
- Single-Ended Receivers Include Noise Pulse Rejection Circuitry
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch
- Low Disabled Supply Current 7 mA Maximum
- Power-Up/Down Glitch Protection
- Bus is High-Impedance With V_{CC} = 1.5 V
- Pin-Compatible With the SN75976ADGG High-Voltage Differential Transceiver

description

The SN75LVDM976 and SN75LVDM977 have nine transceivers for transmitting or receiving the signals to or from a SCSI data bus. They offer electrical compatibility to both the single-ended signaling of X3.277:1996–SCSI–3 Parallel Interface (Fast–20) and the new low-voltage differential signaling method of proposed standard 1142–D SCSI Parallel Interface – 2 (SPI–2).

The differential drivers are nonsymmetrical. The SCSI bus uses a dc bias on the line to allow

INV/NON 56 CDE2 GND [55 CDE1 2 54 CDE0 GND [3 1A 53**∏** 9B+ 1DE/RE □ 52 \ 9B-5 51 8B+ 2A 6 2DE/RE 50 **∏** 8B− 49**∏** 7B+ ЗА 8 3DE/RE 9 48**∏** 7B− 4A ∏ 10 47 **∏** 6B+ 4DE/RE П 11 46 **∏** 6B− 45 ∏ V_{CC} Vcc L 12 GND [13 44 GND GND [43 | GND 14 GND 15 42 | GND **GND** 41 | GND 16 GND [40 ∏ GND 17 18 39 V_{CC} V_{CC} 38 \ 5B+ 5A 19 П 37**∏** 5B− 5DE/RE 20 21 36**∏** 4B+ 6A 6DE/RE 22 35 **∏** 4B− 23 7A 34**∏** 3B+ 7DE/RE 24 33 🛮 3B-25 32**∏** 2B+ 8A 31 1 2B-8DE/RE 26 27 30**∏** 1B+ 9A 28 29 1 1B-9DE/RE

terminated fail safe and wired-OR signaling. This bias can be as high as 125 mV and induces a difference in the high-to-low and low-to-high transition times of a symmetrical driver. In order to reduce pulse skew, an LVD SCSI driver's output characteristics become nonsymmetrical. In other words, there is more assertion current than negation current to or from the driver. This allows the actual differential signal voltage on the bus to be symmetrical about 0 V. Even though the driver output characteristics are nonsymmetrical, the design of the 'LVDM976 drivers maintains balanced signaling. Balanced means that the current that flows in each signal line is nearly equal but opposite in direction and is one of the keys to the low-noise performance of a differential bus.

AVAILABLE OPTIONS

T _A	PACKAGE				
	TSSOP (DGG) CMOS INPUT LEVELS	TSSOP (DGG) TTL INPUTS LEVELS			
0°C to 70°C	SN75LVDM976DGG SN75LVDM976DGGR [†]	SN75LVDM977DGG SN75LVDM977DGGR [†]			

[†]The R suffix designates a taped and reeled package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B - APRIL 1998 - REVISED JANUARY 2000

description (continued)

The signal symmetry requirements of the LVD-SCSI bus mean you can no longer obtain logical inversion of a signal by simply reversing the differential signal connections. This requires the ability to invert the logic convention through the INV/NON terminal. This input would be a low for SCSI controllers with active-high data and high for active-low data. In either case, the B+ signals of the transceiver must be connected to the SIGNAL+ line of the SCSI bus and the B- of the transceiver to the SIGNAL- line.


The CDE0 input incorporates a window comparator to detect the status of the DIFFSENS line of a SCSI bus. This line is below 0.5 V, if using single-ended signals, between 1.7 V and 1.9 V if low-voltage differential, and between 2.4 V and 5.5 V if high-voltage differential. The outputs assume the characteristics of single-ended or LVD accordingly or place the outputs into high-impedance, when HVD is detected. This, and the INV/NON input, are the only differences to the trade-standard function of the SN75976A HVD transceiver.

Two options are offered to minimize the signal noise margins on the interface between the communications controller and the transceiver. The SN75LVDM976 has logic input voltage thresholds of about 0.5 V_{CC} . The SN75LVDM977 has a fixed logic input voltage threshold of about 1.5 V_{CC} . The input voltage threshold should be selected to be near the middle of the output voltage swing of the corresponding driver circuit.

The SN75LVDM976 and SN75LVDM977 are characterized for operation over an free-air temperature range of $T_A = 0$ °C to 70°C.



logic diagram (positive logic)





logic diagrams and function tables




Figure 1. Inverting LVD Transceiver

Inputs Outputs DE/RE (B+ - B-)B+ B-Ζ $V_{ID} \ge 30 \text{ mV}$ NA L Ζ $-30 \text{ mV} < V_{ID} < 30 \text{ mV}$ Ζ Ζ ? NA V_{ID} -30 mV L NA Ζ Ζ Н L ? Open circuit NA Ζ Ζ NA Н L Н L Ζ NA Н Ζ Н Н

FUNCTION TABLE




Figure 2. Inverting Single-Ended Transceiver




Figure 3. Inverting Single-Ended Driver




Figure 4. Inverting LVD Driver

FUNCTION TABLE

Inputs				Outputs	
B- DE/RE A			B+ B- A		
Н	L	NA	L	Z	L
L	L	NA	L	Z	Н
Open circuit	L	NA	L	Z	?
NA	Н	L	L	Н	Z
NA	Н	Н	L	L	Z

FUNCTION TABLE

Input	Outputs			
Α	B+	B-		
L	L	Н		
Н	L	L		

FUNCTION TABLE

Input	Outputs				
Α	B+	B-			
L	Н	L			
Н	L	Н			

logic diagrams and function tables (continued)




Figure 5. Noninverting LVD Driver

FUNCTION TABLE

Input	Outputs				
Α	B+ B-				
L	L	Н			
Н	Н	L			

FUNCTION TABLE




Figure 6. Noninverting LVD Transceiver

Inputs				Outputs	
(B+ – B –) DE/RE A			B+	B-	Α
$V_{ID} \ge 30 \text{ mV}$	L	NA	Z	Z	Н
$-30 \text{ mV} < \text{V}_{\text{ID}} < 30 \text{ mV}$	L	NA	Z	Z	?
V _{ID} ≤ -30 mV	L	NA	Z	Z	L
Open circuit	L	NA	Z	Z	?
NA	Н	L	L	Н	Z
NA	Н	Н	Н	L	Z




Figure 7. Noninverting Single-Ended Transceiver

FUNCTION TABLE

Inputs				Outputs	•
B- DE/RE A			B+	B-	Α
Н	L	NA	L	Z	Н
L	L	NA	L	Z	L
Open Circuit	L	NA	L	Z	?
NA	Н	L	L	L	Z
NA	Н	Н	L	Н	Z




Figure 8. Noninverting Single-Ended Driver

FUNCTION TABLE

Input	Outputs			
Α	B+	B-		
L	L	L		
Н	L	Н		






Figure 9. Logic Diagrams




Figure 10. Logic Diagrams




Figure 11. Logic Diagrams




Figure 12. Logic Diagrams




Figure 13. Logic Diagrams





Figure 14. Logic Diagrams

input and output equivalent schematic diagrams





SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B - APRIL 1998 - REVISED JANUARY 2000

Terminal Functions

TERM	IINAL	'LVDM976	LVDM977			
NAME	NO.	Logic Level	Logic Level	I/O	Termination	DESCRIPTION
1A – 9A	4,6,8,10, 19,21,23, 25,27	CMOS	TTL	I/O	Pullup	1A – 9A carry data to and from the communication controller.
1B ⁻ -9B ⁻	29,31,33, 35,37,46, 48,50,52	LVD or TTL	LVD or TTL	I/O	None	1B—to 9B— are the signals to and from the data bus. When INV/NON is low, the logic sense is the opposite that of the A input (inverted). When INV/NON is high, the logic sense is the same as the A input (noninverted).
1B+ – 9B+	30,32,34, 36,38,47, 49,51,53	LVD or GND	LVD or GND	I/O	None	When in the LVD mode, 1B+ – 9B+ are signals to or from the data bus and follow the same logic sense as the A input when INV/NON is low (noninverted). The logic sense is opposite that of the A input (inverted) when INV/NON is high. When in single-ended mode, these terminals become a ground connection through a transistor and do not switch.
CDE0	54	Trinary	Trinary	Input	None	CDE0 is the common driver enable 0. With the driver enabled and the CDE0 input less than 0.5 V, the driver output is single-ended mode. With the driver enabled and the CDE0 input between 0.7 V and 1.9 V the driver output is LVD mode. All drivers are disabled when the input is greater than 2.4 V.
CDE1	55	CMOS	TTL	Input	Pulldown	CDE1 is the common driver enable 1. When CDE1 is high, drivers 1 – 4 are enabled
CDE2	56	CMOS	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high, drivers 5 to 8 are enabled.
1DE/RE – 9DE/RE	5,7,9,11, 20,22,24, 26,28	CMOS	TTL	Input	Pulldown	1DE/RE – 9DE/RE are direction controls that transmit data to the bus when it is high and CDE0 is below 2.2 V. Data is received from the bus when 1DE/RE – 9DE/RE, CDE1, and CDE2 are low.
GND	2,3,13,14, 15,16,17, 40,41,42, 43,44	NA	NA	Power	NA	GND is the circuit ground.
INV/NON	1	CMOS	CMOS	Input	Pullup	A high-level input to INV/NON inverts the logic to and from the A terminals. (i.e., the voltage at A terminal and the corresponding B– terminal are in phase.)
VCC	12,18,39, 45	NA	NA	Power	NA	Supply voltage

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B - APRIL 1998 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 7 \
Input voltage range, V _I (A, INV/NON)	5 V to V _{CC} + 0.5 \
(DE/RE, B+, B-, CDE0, CDE1, CDE2)	-0.5 V to 5.25 \
Continuous total power dissipation See Dissip	ation Rating Table
Storage temperature range, T _{Stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to GND unless otherwise noted.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	
DGG	978 mW	10.8 mW/°C	492 mW	

recommended operating conditions (see Figure 15)

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.75	5	5.25	V	
High level input voltage V	SN75LVDM976	0.7 V _{CC}			V	
High-level input voltage, V _{IH}	SN75LVDM977	2				
Low-level input voltage, V _{II}	SN75LVDM976			0.3 V _{CC}	V	
	SN75LVDM977			0.8		
Differential input voltage, V _{ID}	Differential receiver	0.03		3.6	V	
Common-mode input voltage, V _{IC}		0.7		1.8	V	
Differential output voltage bias, V _{OD(bias)}	Differential	-100		-125	mV	
High level company to a	Single-ended driver			-7	A	
High-level output current, IOH	Receiver			-2	mA	
Low lovel output output	Single-ended driver				^	
Low-level output current, IOL	Receiver			2	mA	
Differential load impedance, Z _L		40		65	Ω	
Operating free-air temperature, TA		0		70	°C	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
Ī	High lovel input ourrent	CDE1 and CDE2					50	
l'IH	High-level input current	INV/NON					-50	μΑ
I	Low lovel input current	CDE1 and CDE2					50	μA
L'IL	I _{IL} Low-level input current INV/NON						-50	μΑ
			Disabled				7	
			LVD drivers enabled,	No load			26	
ICC	Supply current		Single-ended drivers enabled,	No load			10	mA
			LVD receivers enabled,	No load			26	
			Singled-ended receivers enabled,	No load			7	
Cl	Input capacitance	Bus terminal	$V_{\parallel} = 0.2 \sin (2 \pi (1E06)t) + 0.5 \pm 0.$	01 V		9.5		рF
ΔCI	Difference in input capacitance b	petween B+ and B-					0.2	ρr

 $[\]dagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

DIFFSENS (CDE0) receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{IT1}	Input threshold voltage		0.5	0.6	0.7	V
V _{IT2}	Input threshold voltage		1.9	2.1	2.4	V
ΙΙ	Input current	0 V ≤ V _I ≤ 2.7 V			±1	μΑ
I _I (OFF)	Power-off input current	$V_{CC} = 0,$ $0 \text{ V} \le V_{I} \le 2.7 \text{ V}$			±1	μΑ

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LVD driver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$V_{I(1)} = 0.96 \text{ V}, \ V_{I(2)} = 0.53 \text{ V},$	270	460	780	
\/o=##	Driver differential high-lev	el out-	See Figure 16	0.69 V _{OD(L)} + 50		1.45 V _{OD(L)} - 65	mV
VOD(H)	put voltage		$V_{I(1)} = 1.96 \text{ V}, \ V_{I(2)} = 1.53 \text{ V},$	270	500	780	IIIV
			See Figure 16	0.69 V _{OD(L)} + 50		1.45 V _{OD(L)} - 65	
V " ·	OD(L) Driver differential low-level output voltage		$V_{I(1)} = 0.96 \text{ V}, \ V_{I(2)} = 0.53 \text{ V},$ See Figure 16	-260	-400	-640	mV
VOD(L)			$V_{I(1)} = 1.96 \text{ V}, \ V_{I(2)} = 1.53 \text{ V},$ See Figure 16	-260	-400	-640	IIIV
V _{OC(SS)}	Steady-state common-mo	on-mode out-		1.1	1.2	1.5	V
ΔV _{OC} (SS)	Change in steady-state common- mode output voltage between logic states		ode output voltage between $VI(1) = 1.41 \text{ V}, VI(2) = 0.99 \text{ V},$ See Figure 17		±50	±120	mV
VOC(PP)	Peak-to-peak common-m output voltage	ode			80	150	mV
1	High-level input current	Α	V _{IH} = 3.3 V ('976)	-7			
l ih	nign-level input current	DE/RE	V _{IH} = 2 V ('977)			50	μΑ
1	Low-level input current	Α	V _{IL} = 1.6 V ('976)			-30	μА
ļiL	Low-level input current	DE/RE	V _{IL} = 0.8 V ('977)	8			μΑ
IO(OFF)	Power-off output current		$V_{CC} = 0$, $0 \text{ V} \le V_{O} \le 2.5 \text{ V}$			±1	μΑ
los	Short-circuit output current		$0 \text{ V} \le \text{V}_{\text{O}} \le 2.5 \text{ V}$			±24	mA
loz	High-impedance output co	urrent	V _O = 0 or 2.5 V			±1	μΑ

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

LVD driver switching characteristics over recommended operating conditions (unless otherwise noted) (See Figure 16)

	PARAMETER	TEST COI	MIN	TYP [†]	MAX	UNIT	
tPLH	Propagation delay time, low-to-high level output			2.9		8.8	ns
tPHL	Propagation delay time, high-to-low level output			2.9		8.8	ns
t _r	Differential output signal rise time	$V_{CC} = 5 \text{ V},$ $V_{12} = 0.99 \text{ V},$	$V_{11} = 1.41 \text{ V},$ $T_A = 25^{\circ}\text{C}$	1	3	6	ns
t _f	Differential output signal fall time	V ₁₂ = 0.00 V,	1A - 20 0	1	3	6	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH)					3.7	ns
tsk(lim)	Skew limit [‡]					5.9	ns
tPHZ	Propagation delay time, high-level to high-impedance output	V _{I1} = 1.41 V,	$V_{12} = 0.99 V$			50	ns
t _{en}	Enable time, receiver to driver	See Figure 18				33	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. † t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.

single-ended driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT
V	Lligh lovel output voltage	D custoust	$I_{OH} = -7 \text{ mA},$	See Figure 19	2		3.24	V
VOH	High-level output voltage	B– output	I _{OH} = 0 mA				3.7	V
		B- output	V _{CC} = 5 V,	$I_{OL} = 48 \text{ mA}$			0.5	V
VOL	Low-level output voltage	B+	$I_{OL} = -25 \text{ mA}$				-0.5	V
		DŦ	I _{OL} = 25 mA				0.5	v
	High-level input current	А	V _{IH} = 3.3 V ('976),		-7			μА
۱н	r ligh-level lilput current	DE/RE	V _{IH} = 2 V ('977)				50	μΑ
1	Low-level input current	А	V _{IL} = 1.6 V ('976),				-30	
'IL	Low-level input current	DE/RE	V _{IL} = 0.8 V ('977)		8			μΑ
I _O (OFF)	Power-off output current	B-	$V_{CC} = 0$,	$0~V \leq V_{\mbox{\scriptsize O}} \leq 5.25~V$			±1	μΑ
loz	High-impedance output current	·	VO = 0 or VCC				±1	μΑ

single-ended driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high level output		2.7		8.2	ns
^t PHL	Propagation delay time, high-to-low level output	V _{CC} = 5 V,	2.7		8.2	ns
t _r	Differential output signal rise time	$T_A = 25^{\circ}C$,	0.5		4	ns
tf	Differential output signal fall time	See Figure 19	0.5		4	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH)				3.4	ns
tsk(lim)	Skew limit [‡]				5.5	ns
t _{en}	Enable time, receiver to driver	Coo Figure 20			50	ns
tPLZ	Propagation delay time, low-level to high-impedance output	See Figure 20			30	ns

LVD receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold	See Figure 21			30	mV
V _{IT} -	Negative-going differential input voltage threshold	See Figure 21			-30	mV
Vон	High-level output voltage	I _{OH} = -2 mA	3.7			V
VOL	Low-level output voltage	I _{OL} = 2 mA			0.5	V
II	Input current, B+ or B-	V _I = 0 V to 2.5 V			±1	μΑ
I _I (OFF)	Power-off Input current, B+ or B-	$V_{CC} = 0$, $V_{I} = 0 V \text{ to } 2.5 V$			±1	μΑ
lіН	High-level input current, DE/RE	V _{IH} = 3.3 V ('976), V _{IH} = 2 V ('977)			50	μА
I _{IL}	Low-level input current, DE/RE	V _{IL} = 1.6 V ('976), V _{IL} = 0.8 V ('977)	8			μА
loz	High-impedance output current	VO = 0 or VCC			±30	μΑ

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same

LVD receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high level output		4.5		10	ns
tPHL	Propagation delay time, high-to-low level output	Vcc = 5 V.	4.5		10	ns
tsk(p)	Pulse skew (tpHL - tpLH)	$V_{CC} = 5 \text{ V},$ $T_{A} = 25^{\circ}\text{C},$			3	ns
t _r	Output signal rise time	See Figure 21			8	ns
t _f	Output signal fall time				8	ns
tsk(lim)	Skew limit [‡]				5.5	ns
tPHZ	Propagation delay time, high-level to high-impedance output				42	ns
tPLZ	Propagation delay time, low-level to high-impedance output	See Figure 18			20	ns
t _{en}	Enable time, driver to receiver				26	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

single-ended receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input voltage threshold	B-			1.6	1.9	V
V _{IT} _	Negative-going input voltage threshold	B-		1	1.1		V
VOH	High-level output voltage		I _{OH} = -2 mA	3.7	4.6		V
VOL	Low-level output voltage		I _{OL} = 2 mA		0.3	0.5	V
lį	Input current	B-	V _I = 0 to V _{CC}			±1	μΑ
I _I (OFF)	Power-off Input current	B-	V _{CC} = 0 V, V _I = 0 to 5.25 V			±1	μА
ΊΗ	High-level input current	DE/RE	V _{IH} = 3.3 V ('976), V _{IH} = 2 V ('977)			50	μΑ
η_	Low-level input current	DE/RE	V _{IL} = 1.6 V ('976), V _{IL} = 0.8 V ('977)	8			μΑ
loz	High-impedance output current		$V_O = 0$ or V_{CC}			-30	μΑ

single-ended receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high level output		7		12.5	ns
tPHL	Propagation delay time, high-to-low level output	$V_{CC} = 5 V$,	7		12.5	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH)	$T_A = 25^{\circ}C$,			3.5	ns
t _r	Output signal rise time	See Figure 22			8	ns
tf	Output signal fall time				8	ns
t _{sk(lim)}	Skew limit [†]				5.5	ns
tPHZ	Propagation delay time, high-level to high-impedance output				20	ns
tPLZ	Propagation delay time, low-level to high-impedance output	See Figure 20			30	ns
t _{en}	Enable time, driver to receiver				48	ns

[†]t_{sk(|im)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.



[‡] t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.







Figure 15. Voltage and Current Definitions






- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ± 5 ns, $Z_0 = 50 \Omega$.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 16. Differential Output Signal Test Circuit, Timing, and Voltage Definitions



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ± 5 ns, $Z_{O} = 50 \ \Omega$.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.
 - C. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 17. Test Circuit and Definitions for the Driver Common-Mode Output Voltage







VOLTAGE WAVEFORMS

- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulsewidth = 500 ns ± 50 ns, $Z_{O} = 50$ Ω .
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 18. LVD Transceiver Enable and Disable Time Test Circuit and Definitions






- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ± 5 ns, $Z_0 = 50 \ \Omega$.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 19. Single-Ended Driver Switching Test Circuit




TEST CIRCUIT



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulsewidth = 500 ns ± 50 ns, $Z_{O} = 50$ Ω .
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 20. Single-Ended Transceiver Enable and Disable Timing Measurements




NOTES: A. Note: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ± 5 ns, $Z_0 = 50 \Omega$.

B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 21. LVD Receiver Switching Characteristic Test Circuit





- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns ± 5 ns.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 22. Single-Ended Receiver Timing Test Circuit

APPLICATION INFORMATION




Figure 23. Low-Pass Filter for Connecting DIFFSENS to CDE0




MECHANICAL INFORMATION

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153





com 4-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LVDM976DGG	ACTIVE	TSSOP	DGG	56	35	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LVDM976DGGR	ACTIVE	TSSOP	DGG	56	2000	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LVDM976DL	ACTIVE	SSOP	DL	56	20	None	CU NIPDAU	Level-2-220C-1 YEAR
SN75LVDM976DLR	ACTIVE	SSOP	DL	56	1000	None	CU NIPDAU	Level-2-220C-1 YEAR
SN75LVDM977DGG	ACTIVE	TSSOP	DGG	56	35	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LVDM977DGGR	ACTIVE	TSSOP	DGG	56	2000	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LVDM977DL	ACTIVE	SSOP	DL	56	20	None	CU NIPDAU	Level-2-220C-1 YEAR
SN75LVDM977DLR	ACTIVE	SSOP	DL	56	1000	None	CU NIPDAU	Level-2-220C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated