-10V

## FAIRCHILD SEMICONDUCTOR®

# FDS8958

## Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

### Features

Q1: N-Channel


7.0A, 30V 
$$R_{DS(on)} = 0.028\Omega @ V_{GS} = 10V$$
  
 $R_{DS(on)} = 0.040\Omega @ V_{GS} = 4.5V$ 


• Q2: P-Channel

5A, -30V 
$$R_{DS(on)} = 0.052\Omega @ V_{GS} =$$

 $R_{DS(on)} = 0.080\Omega @ V_{GS} = -4.5V$ 

- Fast switching speed
- High power and handling capability in a widely used surface mount package





### Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	7	-5	Α
	- Pulsed		20	-20	
PD	Power Dissipation for Dual Operation		2		W
	Power Dissipation for Single Operation (Note 1a)		1.6		
		(Note 1b)		1	
		(Note 1c)	0	.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150		°C
Therma	I Characteristics				
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	7	8	°C/W
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	4	0	°C/W


Device Marking	Device	Reel Size	Tape width	Quantity
FDS8958	FDS8958	13"	12mm	2500 units

©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics				•	•	•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_D = 250 \mu A$ $V_{GS} = 0 V, I_D = -250 \mu A$	Q1 Q2	30 -30			V
$\Delta BV_{DSS} \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C $I_D = -250 \ \mu$ A, Referenced to 25°C	Q1 Q2		25 -22		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$ $V_{DS} = -24 V, V_{GS} = 0 V$	Q1 Q2			1 -1	μA
IGSSF	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$	All			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -20 V, V_{DS} = 0 V$	All			-100	nA
On Cha	racteristics (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$ $V_{DS} = V_{GS}, I_D = -250 \ \mu A$	Q1 Q2	1 -1	1.6 -1.7	3 -3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C $I_D = -250 \ \mu$ A, Referenced to 25°C	Q1 Q2		-4.3 4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance		Q1		21 32 27	28 42 40	mΩ
		$ \begin{array}{l} V_{GS} = -10 \ V, \ I_D = -5 \ A \\ V_{GS} = -10 \ V, \ I_D = -5 \ A, \ T_J = 125^\circ C \\ V_{GS} = -4.5 \ V, \ I_D = -4 \ A \end{array} $	Q2		41 58 58	52 78 80	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 V, V_{DS} = 5 V$ $V_{GS} = -10 V, V_{DS} = -5 V$	Q1 Q2	20 -20			A
<b>g</b> fs	Forward Transconductance	$V_{DS} = 5 V, I_D = 7 A$ $V_{DS} = -5 V, I_D = -5 A$	Q1 Q2		19 11		S
Dynami	c Characteristics						
C <sub>iss</sub>	Input Capacitance	Q1 V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	Q1 Q2		789 690		pF
C <sub>oss</sub>	Output Capacitance	Q2	Q1 Q2		173 306		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -10 V$ , $V_{GS} = 0 V$ , f = 1.0 MHz	Q1 Q2		66 77		pF

#### Electrical Characteristics (continued) $T_A = 25^{\circ}C$ unless otherwise noted Symbol Parameter **Test Conditions** Type Min Typ Max Units Switching Characteristics (Note 2) Turn-On Delay Time Q1 Q1 6 12 ns 13.4 $V_{DD} = 10 V, I_D = 1 A,$ Q2 6.7 Turn-On Rise Time $V_{GS} = 10V, R_{GEN} = 6 \Omega$ Q1 10 18 ns 19.4 Q2 9.7 Turn-Off Delay Time Q2 Q1 18 29 ns $V_{DD} = -10 \text{ V}, I_D = -1 \text{ A},$ Q2 19.8 35.6 Turn-Off Fall Time $V_{GS} = -10V, R_{GEN} = 6 \Omega$ Q1 12 5 ns 12.3 22.2 Q2 Total Gate Charge Q1 Q1 16 26 nC $V_{DS} = 15 \text{ V}, \text{ I}_{D} = 7 \text{ A}, \text{ V}_{GS} = 10 \text{ V}$ Q2 14 23 2.5 Gate-Source Charge Q1 nC Q2 Q2 2.2 $V_{DS} = -15 V$ , $I_{D} = -5 A$ , $V_{GS} = -10 V$ Gate-Drain Charge Q1 2.1 nC Q2 1.9 **Drain–Source Diode Characteristics and Maximum Ratings** Maximum Continuous Drain-Source Diode Forward Current Q1 1.3 А Q2 -1.3 Drain-Source Diode Forward $V_{GS} = 0 V$ , $I_S = 1.3 A$ Q1 0.74 1.2 V (Note 2) $V_{GS} = 0 V, I_S = -1.3 A$ -1.2 Voltage Q2 -0.76 (Note 2) 1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of

the drain pins.  $R_{\theta,C}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



t<sub>d(on)</sub>

 $t_{d(off)}$ 

tr

t<sub>f</sub>

Qa

Q<sub>gs</sub>

Q<sub>gd</sub>

Is

 $V_{SD}$ 

Notes:

a) 78°/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper


αφφω


b) 125°/W when mounted on a .02 in<sup>2</sup> pad of 2 oz copper


c) 135°/W when mounted on a minimum pad.


Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%









### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	ISOPLANAR™	Power247™	Stealth™
ActiveArray™	FASTr™	LittleFET™	PowerEdge™	SuperFET™
Bottomless™	FPS™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FRFET™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
CROSSVOLT™	GlobalOptoisolator™	MicroPak™	QFET <sup>®</sup>	SuperSOT™-8
DOME™	GTO™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	HiSeC™	MSX™	QT Optoelectronics <sup>™</sup>	TinyLogic®
E <sup>2</sup> CMOS <sup>™</sup>	I²C™	MSXPro™	Quiet Series <sup>™</sup>	TINYOPTO™
EnSigna™	<i>i-Lo</i> ™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
FACT Quiet Serie		OPTOLOGIC <sup>®</sup>	µSerDes™	UltraFET <sup>®</sup>
Across the board The Power Frand Programmable A		OPTOPLANAR™ PACMAN™ POP™	SILENT SWITCHER <sup>®</sup> SMART START™ SPM™	VCX™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I13



BUY

Datasheet

datasheet

PDF

Download this

Home >> Find products >>

### **FDS8958**

30V Dual N & P-Channel PowerTrench MOSFET

#### Contents

 General description Features Product status/pricing/packaging •Order Samples

Qualification Support

Application notes

### **General description**

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize onstate ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

### back to top

### Features

- Q1: N-Channel
  - o 7.0A, 30V
    - R<sub>DS(ON)</sub> = 0.028Ω @ V<sub>GS</sub> = 10V
    - R<sub>DS(ON)</sub> = 0.040Ω @ V<sub>GS</sub> = 4.5V
- Q2: P-Channel
  - -5A. -30V
    - R<sub>DS(ON)</sub> = 0.052Ω @ V<sub>GS</sub> = -10V
    - R<sub>DS(ON)</sub> = 0.080Ω @ V<sub>GS</sub> = -4.5V
- Fast switching speed
- High power and handling capability in a widely used surface mount package

### **Related Links**

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center



e-mail this datasheet **≣**- **'** 

This page Print version

This product Use in FETBench Analysis



## back to top Product status/pricing/packaging BUY

Product	Product status	Pb-free Status	Package type	Leads	Packing method	Package Marking Convention**
FDS8958_NF073	Full Production	Full Full Production	<u>SO-8</u>	8	TAPE REEL	Line 1: <b>\$Y</b> (Fairchild logo) & <b>Z</b> (Asm. Plant Code) & <b>2</b> (2-Digit Date Code) & <b>T</b> (Die Trace Code) Line 2: FDS Line 3: 8958

\*\* A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples

Ø

Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FDS8958 is available. Click here for more information .

#### back to top

### **Application notes**

AN-4143: LCD Backlight Inverter Drive IC (FAN7310) (321 K) Jul 27, 2007 AN-6016: AN-6016 LCD Backlight Inverter Drive IC (FAN7311) (462 K) Jul 27, 2007

### back to top

### **Qualification Support**

Click on a product for detailed qualification data

Product FDS8958\_NF073

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions c