



EPAD® MICROPOWER CMOS OPERATIONAL AMPLIFIER

KEY FEATURES

- EPAD (Electrically Programmable Analog Device)
- User programmable Vos trimmer
- Computer-assisted trimming
- Rail-to-rail input/output
- Compatible with standard EPAD Programmer
- High precision through in-system circuit precision trimming
- Reduces or eliminates Vos, PSRR, CMRR and TCVos errors
- System level "calibration" capability
- Application Specific Programming mode
- In-System Programming mode
- Electrically programmable to compensate for external component tolerances
- Achieves 0.01pA input bias current and 35µV input offset voltage simultaneously
- Compatible with industry standard pinout

GENERAL DESCRIPTION

The ALD1721E is a monolithic rail-to-rail precision CMOS operational amplifier with integrated user programmable EPAD (Electrically Programmable Analog Device) based offset voltage adjustment. The ALD1721E operational amplifier is a direct replacement of the ALD1701 operational amplifier, with the added feature of user-programmable offset voltage trimming resulting in significantly enhanced total system performance and user flexibility. EPAD technology is an exclusive ALD design which has been refined for analog applications where precision voltage trimming is necessary to achieve a desired performance. It utilizes CMOS FETs as incircuit elements for trimming of offset voltage bias characteristics with the aid of a personal computer under software control. Once programmed, the set parameters are stored indefinitely within the device even after powerdown. EPAD offers the circuit designer a convenient and cost-effective trimming solution for achieving the very highest amplifier/system performance.

The ALD1721E operational amplifier features rail-to-rail input and output voltage ranges, tolerance to over-voltage input spikes of 300mV beyond supply rails, capacitive loading up to 50pF, extremely low input currents of 0.01pA typical, high open loop voltage gain, useful bandwidth of 700KHz, slew rate of $0.7V/\mu$ s, and low typical supply current of 120μ A.

ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS)) **Operating Temperature Range** 0°C to +70°C 0°C to +70°C -55°C to +125°C 8-Pin 8-Pin 8-Pin Small Outline Plastic Dip CERDIP Package (SOIC) Package Package ALD1721ESAL ALD1721EPAL ALD1721EDA

* Contact factory for leaded (non-RoHS) or high temperature versions.


BENEFITS

- Eliminates manual and elaborate system trimming procedures
- Remote controlled automated trimming
- In-System Programming capability
- No external components
- No internal chopper clocking noise
- No chopper dynamic power dissipation
- · Simple and cost effective
- Small package size
- Extremely small total functional volume size
- Low system implementation cost
- Micropower and Low Voltage

APPLICATIONS

- Sensor interface circuits
- Transducer biasing circuits
- Capacitive and charge integration circuits
- Biochemical probe interface
- Signal conditioning
- Portable instruments
- High source impedance electrode amplifiers
- Precision Sample and Hold amplifiers
- Precision current to voltage converter
- Error correction circuits
- Sensor compensation circuits
- Precision gain amplifiers
- Periodic In-system calibration
- · System output level shifter

PIN CONFIGURATION



Rev 2.1 ©2011 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, CA 94089-1706 Tel: (408) 747-1155 Fax: (408) 747-1286 www.aldinc.com

FUNCTIONAL DESCRIPTION

The ALD1721E uses EPADs as in-circuit elements for trimming of offset voltage bias characteristics. Each ALD1721E has a pair of EPAD-based circuits connected such that one circuit is used to adjust V_{OS} in one direction and the other circuit is used to adjust V_{OS} in the other direction. While each of the EPAD devices is a monotonically adjustable programmable device, the V_{OS} of the ALD1721E can be adjusted many times in both directions. Once programmed, the set V_{OS} levels are stored permanently, even when the device power is removed.

The ALD1721E is pre-programmed at the factory under standard operating conditions for minimum equivalent input offset voltage. It also has a guaranteed offset voltage program range, which is ideal for applications that require electrical offset voltage programming.

The ALD1721E is an operational amplifier that can be trimmed with user application-specific programming or insystem programming conditions. User application-specific circuit programming refers to the situation where the Total Input Offset Voltage of the ALD1721E can be trimmed with the actual intended operating conditions.

For example, an application circuit may have +6V and -2.5V power supplies, and the operational amplifier input is biased at +0.7V, and an average operating temperature at 55°C. The circuit can be wired up to these conditions within an environmental chamber with the ALD1721E inserted into a test socket connected to this circuit while it is being electrically trimmed. Any error in VOS due to these bias conditions can be automatically zeroed out. The Total VOS error is now limited only by the adjustable range and the stability of VOS, and the input noise voltage of the operational amplifier. Therefore, this Total VOS error now includes VOS as VOS is traditionally specified; plus the VOS error contributions from PSRR, CMRR, TCVOS, and noise. Typically this total VOS error term (VOST) is approximately $\pm 35\mu$ V for the ALD1721E.

The VOS contribution due to PSRR, CMRR, TCVOS and external components can be large for operational amplifiers without trimming. Therefore the ALD1721E with EPAD trimming is able to provide much improved system performance by reducing these other sources of error to provide significantly reduced VOST.

In-System Programming refers to the condition where the EPAD adjustment is made after the ALD1721E has been inserted into a circuit board. In this case, the circuit design must provide for the ALD1721E to operate in normal mode and in programming mode. One of the benefits of in-system programming is that not only is the ALD1721E offset voltage from operating bias conditions accounted for, any residual errors introduced by other circuit components, such as resistor or sensor induced voltage errors, can also be corrected. In this way, the "in-system" circuit output can be adjusted to a desired level, eliminating the need for another trimming function.

USER PROGRAMMABLE VOS FEATURE

Each ALD1721E has two pins named VE1 and VE2 which are internally connected to an internal offset bias circuit. VE1/ VE2 have initial typical values of 1.2V/1.7V. The voltage on these pins can be programmed using the ALD E100 EPAD Programmer and the appropriate Adapter Module. The useful programming range of VE1 and VE2 is 1.2V to 3.0V.

VE1 and VE2 pins are programming pins, used during programming mode to inject charge into the internal EPADs. Increasing voltage on VE1 decreases the offset voltage whereas increasing voltage on VE2 increases the offset voltage of the operational amplifier. The injected charge is permanently stored and determines the offset voltage of the operational amplifier. After programming, VE1 and VE2 terminals must be left open to settle on a voltage determined by internal bias currents.

During programming, the voltages on VE1 or VE2 are increased incrementally to set the offset voltage of the operational amplifier to the desired Vos. Note that desired Vos can be any value within the offset voltage programmable ranges, and can be zero, a positive value or a negative value. This VOS value can also be reprogrammed to a different value at a later time, provided that the useful VE1 or VE2 programming voltage range has not been exceeded. VE1 or VE2 pins can also serve as capacitively coupled input pins.

Internally, VE1 and VE2 are programmed and connected differentially. Temperature drift effects between the two internal offset bias circuits cancel each other and introduce less net temperature drift coefficient change than offset voltage trimming techniques such as offset adjustment with an external trimmer potentiometer.

While programming, V+, VE1 and VE2 pins may be alternately pulsed with 12V (approximately) pulses generated by the EPAD Programmer. In-system programming requires the ALD1721E application circuit to accommodate these programming pulses. This can be accomplished by adding resistors at certain appropriate circuit nodes. For more information, see Application Note AN1700.

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V+		10.6V
Differential input voltage range	9	0.3V to V+ +0.3V
Power dissipation		600 mW
Operating temperature range	SAL, PAL packages	0°C to +70°C
	DA package	-55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature, 10 seconds	3	+260°C
	vice. Use static control procedures in ESD controlled environment	

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.

OPERATING ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ $V_S = \pm 2.5V$ unless otherwise specified

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Supply Voltage	Vs	±1.0		±5.0	v	
	V+	2.0		10.0	v	Single Supply
Initial Input Offset Voltage ¹	V _{OSi}		35	90	μV	R _S ≤ 100KΩ
Offset Voltage Program Range ²	∆Vos	±10	±15		mV	
Programmed Input Offset Voltage Error ³	Vos		50	90	μV	At user specified target offset voltage
Total Input Offset Voltage 4	Vost		50	90	μV	At user specified target offset voltage
Input Offset Current ⁵	IOS		0.01	10 240	pA pA	T _A = 25°C 0°C ≤ T _A ≤ +70°C
Input Bias Current ⁵	ΙB		0.01	10 240	pA pA	TA = 25°C 0°C ≤ TA ≤ +70°C
Input Voltage Range 6	Vir	-0.3 -2.8		5.3 +2.8	V V	V+ = +5V VS = ±2.5V
Input Resistance	R _{IN}		10 ¹⁴		Ω	
Input Offset Voltage Drift 7	TCVOS		5		μV/°C	R _S ≤100KΩ
Initial Power Supply Rejection Ratio ⁸	PSRR i		80		dB	R _S ≤ 100KΩ
Initial Common Mode Rejection Ratio ⁸	CMRR i		83		dB	RS ≤100KΩ
Large Signal Voltage Gain	Av	32 20	100		V/mV V/mV	RL =100KΩ 0°C \leq T _A \leq +70°C
Output Voltage Range	VO low VO high	4.99	0.001 4.999	0.01	V V	$\label{eq:RL} \begin{split} R_L =& 1M\Omega\;V^+ = 5V\\ & 0^\circC \leq T_A \leq +& 70^\circC \end{split}$
	VO low VO high	2.40	-2.48 2.48	-2.40	V V	$R_L = 100 K\Omega$ 0°C ≤ T _A ≤ +70°C
Output Short Circuit Current	ISC		1		mA	

* NOTES 1 through 9, see "Definitions and Design Notes" on page 6.

OPERATING ELECTRICAL CHARACTERISTICS (cont'd)

			1721E			Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
Supply Current	IS		120	200	μΑ	V _{IN} = 0V No Load
Power Dissipation	PD		0.6	1.00	mW	Vg = ±2.5V
Input Capacitance	C _{IN}		1		pF	
Maximum Load Capacitance	CL		50		pF	
Equivalent Input Noise Voltage	en		55		nV/√Hz	f = 1KHz
Equivalent Input Current Noise	in		0.6		fA/√Hz	f =10Hz
Bandwidth	BW	400	700		KHz	
Slew Rate	SR	0.3	0.7		V/µs	AV = +1 R _L = 10KΩ
Rise time	tr		0.2		μs	R _L = 10KΩ
Overshoot Factor			20		%	R _L = 100KΩ, C _L = 50pF
Settling Time	ts		10		μs	0.1% AV = 1,RL=100KΩ CL = 50pF

T_A = 25°C V_S = $\pm 2.5V\,$ unless otherwise specified

		1721E				
Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
Average Long Term Input Offset Voltage Stability ⁹	$\frac{\Delta \text{ VOS}}{\Delta \text{ time}}$		0.02		μV/ 1000 hrs	
Initial VE Voltage	VE1 _i , VE2 _i		1.2		V	
Programmable VE Range	ΔVE1, ΔVE2	1.5	2.5		V	
Programmed VE Voltage Error	e(VE1-VE2)		0.1		%	
VE Pin Leakage Current	ⁱ eb		-5		μΑ	

OPERATING ELECTRICAL CHARACTERISTICS (cont'd)

			1721E			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Initial Input offset Voltage	VOSi		0.5		mV	$R_S \le 100 K\Omega$
Input Offset Current	los			2.0	nA	
Input Bias Current	IB			2.0	nA	
Initial Power Supply Rejection Ratio ⁸	PSRR _i		75		dB	R _S ≤ 100KΩ
Initial Common Mode Rejection Ratio ⁸	CMRR i		83		dB	R _S ≤ 100KΩ
Large Signal Voltage Gain	Av	15	50		V/mV	RL = 100KΩ
Output Voltage Range	VO low VO high	2.35	-2.47 2.45	-2.40	V V	RL = 100KΩ

V_S = $\pm 2.5 V ~-55^\circ C \leq T_A \leq$ +125°C unless otherwise specified

T_A = 25°C V_S = $\pm 5.0V\,$ unless otherwise specified

			1721E			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Initial Power Supply Rejection Ratio ⁸	PSRR i		83		dB	RS ≤ 100KΩ
Initial Common Mode Rejection Ratio ⁸	CMRRi		83		dB	R _S ≤ 100KΩ
Large Signal Voltage Gain	Av		250		V/mV	RL = 100KΩ
Output Voltage Range	VO low VO high	4.90	-4.98 4.98	-4.90	V	R _L = 100KΩ
Bandwidth	BW		1.0		MHz	
Slew Rate	SR		1.0		V/µs	A _V = +1, C _L = 50pF

DEFINITIONS AND DESIGN NOTES:

1. Initial Input Offset Voltage is the initial offset voltage of the ALD1721E operational amplifier when shipped from the factory. The device has been pre-programmed and tested for programmability.

2. Offset Voltage Program Range is the range of adjustment of user specified target offset voltage. This is typically an adjustment in either the positive or the negative direction of the input offset voltage from an initial input offset voltage. The input offset programming pins, VE1 or VE2, change the input offset voltage in the negative or positive direction, respectively. User specified target offset voltage can be any offset voltage within this programming range.

3. Programmed Input Offset Voltage Error is the final offset voltage error after programming when the Input Offset Voltage is at target Offset Voltage. This parameter is sample tested.

4. Total Input Offset Voltage is the same as Programmed Input Offset Voltage, corrected for system offset voltage error. Usually this is an all inclusive system offset voltage, which also includes offset voltage contributions from input offset voltage, PSRR, CMRR, TCVOS and noise. It can also include errors introduced by external components, at a system level. Programmed Input Offset Voltage and Total Input Offset Voltage is not necessarily zero offset voltage, but an offset voltage set to compensate for other system errors as well. This parameter is sample tested.

5. The Input Offset and Bias Currents are essentially input protection diode reverse bias leakage currents. This low input bias current assures that the analog signal from the source will not be distorted by it. For applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.

6. Input Voltage Range is determined by two parallel complementary input stages that are summed internally, each stage having a separate input offset voltage. While Total Input Offset Voltage can be trimmed to a desired target value, it is essential to note that this trimming occurs at only one user selected input bias voltage. Depending on the selected input bias voltage relative to the power supply voltages, offset voltage trimming may affect one or both input stages. For the ALD1721E, the switching point between the two stages occurs at approximately 1.5V below positive supply voltage.

7. Input Offset Voltage Drift is the average change in Total Input Offset Voltage as a function of ambient temperature. This parameter is sample tested.

8. Initial PSRR and initial CMRR specifications are provided as reference information. After programming, error contribution to the offset voltage from PSRR and CMRR is set to zero under the specific power supply and common mode conditions, and becomes part of the Programmed Input Offset Voltage Error.

9. Average Long Term Input Offset Voltage Stability is based on input offset voltage shift through operating life test at $125^{\circ}C$ extrapolated to TA = $25^{\circ}C$, assuming activation energy of 1.0eV. This parameter is sample tested.

ADDITIONAL DESIGN NOTES:

A. The ALD1721E is internally compensated for unity gain stability using a novel scheme which produces a single pole role off in the gain characteristics while providing more than 70 degrees of phase margin at unity gain frequency. A unity gain buffer using the ALD1721E will typically drive 50pF of external load capacitance.

B. The ALD1721E has complementary p-channel and n-channel input differential stages connected in parallel to accomplish railto-rail input common mode voltage range. The switching point between the two differential stages is 1.5V below positive supply voltage. For applications such as inverting amplifiers or noninverting amplifiers with a gain larger than 2.5 (5V operation), the common mode voltage does not make excursions below this switching point. However, this switching does take place if the operational amplifier is connected as a rail-to-rail unity gain buffer and the design must allow for input offset voltage variations.


C. The output stage consists of class AB complementary output drivers. The oscillation resistant feature, combined with the rail-to-rail input and output feature, makes the ALD1721E an effective analog signal buffer for high source impedance sensors, transducers, and other circuit networks.

D. The ALD1721E has static discharge protection. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. The user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages not to exceed 0.3V of the power supply voltage levels.

E. VE1 and VE2 are high impedance terminals, as the internal bias currents are set very low to a few microamperes to conserve power. For some applications, these terminals may need to be shielded from external coupling sources. For example, digital signals running nearby may cause unwanted offset voltage fluctuations. Care during the printed circuit board layout, to place ground traces around these pins and to isolate them from digital lines, will generally eliminate such coupling effects. In addition, optional decoupling capacitors of 1000pF or greater value can be added to VE1 and VE2 terminals.

F. The ALD1721E is designed for use in low voltage, micropower circuits. The maximum operating voltage during normal operation should remain below 10V at all times. Care should be taken to insure that the application in which the device is used does not experience any positive or negative transient voltages that will cause any of the terminal voltages to exceed this limit.

G. All inputs or unused pins except VE1 and VE2 pins should be connected to a supply voltage such as Ground so that they do not become floating pins, since input impedance at these pins is very high. If any of these pins are left undefined, they may cause unwanted oscillation or intermittent excessive current drain. As these devices are built with CMOS technology, normal operating and storage temperature limits, ESD and latchup handling precautions pertaining to CMOS device handling should be observed.




±1 0 ±3 ±5 ±7 ±1 +2 ± 4 ±6 SUPPLY VOLTAGE (V)

OF SUPPLY VOLTAGE

-55°C ≤ T_A ≤ +125°C


 $R_L = 100 \hat{K}_{\Omega}^{-}$


INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE 1000 INPUT BIAS CURRENT (pA) V_S = ±2.5V 100 10 1.0 0.1 0.01 -50 -25 0 50 75 100 125 25





CHANGE IN INPUT OFFSET VOLTAGE ΔV_{OS} (mV) -2 -4 -6 VE1 -8 -10 0.0 0.25 0.5 0.75 1.0 1.25 1.50 CHANGE IN VE1 AND VE2 (V)

SUPPLY CURRENT AS A FUNCTION **OF SUPPLY VOLTAGE**











LARGE - SIGNAL TRANSIENT RESPONSE

- 5V/div -				L T/ R	S = ±2 A = 25 L = 10 L = 50	5° C)0KΩ`
	+			$\left\{ \right\}$		
2V/div	2V/div 5μs		us/div	i ,		


LARGE - SIGNAL TRANSIENT RESPONSE







TOTAL INPUT OFFSET VOLTAGE (μV)


TYPICAL PERFORMANCE CHARACTERISTICS (cont'd)









EXAMPLE OF MINIMIZING EQUIVALENT INPUT OFFSET VOLTAGE FOR A COMMON MODE VOLTAGE RANGE OF 0.5V




SOIC-8 PACKAGE DRAWING

8 Pin Plastic SOIC Package







	Millin	neters	Inc	hes	
Dim	Min	Max	Min	Max	
A	1.35	1.75	0.053	0.069	
A ₁	0.10	0.25	0.004	0.010	
b	0.35	0.45	0.014	0.018	
С	0.18	0.25	0.007	0.010	
D-8	4.69	5.00	0.185	0.196	
Е	3.50	4.05	0.140	0.160	
е	1.27	BSC	0.050 BSC		
н	5.70	6.30	0.224	0.248	
L	0.60	0.937	0.024	0.037	
ø	0°	8°	0°	8°	
S	0.25	0.50	0.010	0.020	




PDIP-8 PACKAGE DRAWING

8 Pin Plastic DIP Package







	Millim	neters	Inc	hes
Dim	Min	Мах	Min	Max
Α	3.81	5.08	0.105	0.200
A ₁	0.38	1.27	0.015	0.050
A ₂	1.27	2.03	0.050	0.080
b	0.89	1.65	0.035	0.065
b ₁	0.38	0.51	0.015	0.020
с	0.20	0.30	0.008	0.012
D-8	9.40	11.68	0.370	0.460
Е	5.59	7.11	0.220	0.280
E ₁	7.62	8.26	0.300	0.325
е	2.29	2.79	0.090	0.110
e ₁	7.37	7.87	0.290	0.310
L	2.79	3.81	0.110	0.150
S-8	1.02	2.03	0.040	0.080
ø	0°	15°	0°	15°



CERDIP-8 PACKAGE DRAWING

8 Pin CERDIP Package





	Millim	neters	Inc	hes	
Dim	Min	Max	Min	Max	
A	3.55	5.08	0.140	0.200	
A ₁	1.27	2.16	0.050	0.085	
b	0.97	1.65	0.038	0.065	
b ₁	0.36	0.58	0.014	0.023	
С	0.20	0.38	0.008	0.015	
D-8		10.29		0.405	
E	5.59	7.87	0.220	0.310	
E1	7.73	8.26	0.290	0.325	
е	2.54 E	BSC	0.100 BSC		
e ₁	7.62 E	BSC	0.300 BSC		
L	3.81	5.08	0.150	0.200	
L ₁	3.18		0.125		
L ₂	0.38	1.78	0.015	0.070	
S		2.49		0.098	
ø	0°	15°	0 °	15°	

