

FEATURES

- 2 channels of PDM audio inputs from digital microphones**
- 64× decimation ratio of PDM to PCM audio data**
- 24-bit resolution to support high sound pressure level (SPL) microphones**
- 126 dB A-weighted SNR**
- 4 kHz to 96 kHz output sampling rate**
- Bit clock rates of 64×, 128×, 192×, 256×, 384×, or 512× the output sampling rate**
- Automatic PDM clock generation**
- Automatic power-down when BCLK is removed**
- 0.36 mA DVDD operating current at 48 kHz sampling rate and 1.8 V supply**
- Slave I²S or TDM output interface**
- Up to TDM-16 supported**
- Configurable TDM slots**
- I/O supply voltage from 1.70 V to 3.63 V**
- DVDD core supply voltage from 1.10 V to 1.98 V**
- 4 μA typical DVDD shutdown current**
- 9-ball, 1.26 mm × 1.26 mm, 0.4 mm pitch WLCSP**
- Power-on reset**

APPLICATIONS

- Mobile computing**
- Portable electronics**
- Consumer electronics**
- Professional electronics**

GENERAL DESCRIPTION

The ADAU7112 converts stereo pulse density modulation (PDM) bit streams into one pulse code modulation (PCM) output stream. The source for the PDM data can be two microphones or other PDM sources. The PCM audio data is output on a serial audio interface port in either inter-IC serial (I²S) or time domain multiplexed (TDM) format.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The ADAU7112 is specified over a commercial temperature range of -40°C to $+85^{\circ}\text{C}$. The ADAU7112 is available in a halide-free, 9-ball, 1.26 mm × 1.26 mm, 0.4 mm pitch, wafer level chip scale package (WLCSP).

Rev. 0

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Pin Configuration and Function Descriptions.....	7
Applications.....	1	Typical Performance Characteristics	8
Functional Block Diagram	1	Theory of Operation	9
General Description	1	Power-Up and Initialization.....	9
Revision History	2	Clocking.....	9
Specifications.....	3	Power-Down State.....	9
Serial Port Timing Specifications	4	Serial Audio Output Interface	9
PDM Input Timing Specifications	5	Applications Information	13
Absolute Maximum Ratings.....	6	Outline Dimensions	14
Thermal Resistance	6	Ordering Guide	14
ESD Caution.....	6		

REVISION HISTORY

6/2019—Revision 0: Initial Version

SPECIFICATIONS

DVDD = 1.10 V to 1.98 V, IOVDD = 1.70 V to 3.63 V, T_A = 25°C, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DIGITAL INPUT					
Input Voltage					
High Level (V _{IH})	0.7 × IOVDD			V	
Low Level (V _{IL})			0.3 × IOVDD	V	
Input Leakage					Digital input pins with pull-down resistor
High Level (I _{IH})			2.5	μA	
Low Level (I _{IL}) at 0 V			1	μA	
Input Capacitance (C _i)		2		pF	Guaranteed by design
DIGITAL OUTPUT					
Output Voltage					
High Level (V _{OH})	0.85 × IOVDD			V	Source current when output is high (I _{OH}) = 1 mA
Low Level (V _{OL})			0.1 × IOVDD	V	Source current when output is low (I _{OL}) = 1 mA
Digital Output Pins, Output Drive					The digital output pins are driving low impedance printed circuit board (PCB) traces to a high impedance digital input buffer
IOVDD = 1.8 V Nominal Drive Strength	2.8			mA	
IOVDD = 3.3 V Nominal Drive Strength	10			mA	
PERFORMANCE					
Dynamic Range		126		dB	20 Hz to 20 kHz, –60 dB input, A-weighted filter (rms), relative to 0 dBFS output
Signal-to-Noise Ratio (SNR)		126		dB	A-weighted filter, fifth-order input, relative to 0 dBFS output
Decimation Ratio		64×			Only 64× is supported
Frequency Response	–0.1		+0.01	dB	DC to 0.45 × output sampling rate
Stop Band		0.566 × output sampling rate (f _s)		Hz	
Stop Band Attenuation	75			dB	
Group Delay	4.47	4.47	4.47	FSYNC cycles	0.02 f _s input signal
Gain	0	0	0	dB	PDM to PCM
Start-Up Time	63	64	64	FSYNC cycles	After power-up reset and initialization code is run
Bit Resolution		24		Bits	Internal and output
Interchannel Phase	0	0	0	Degrees	
CLOCKING					
Output Sampling Rate (f _s)	4	48	96	kHz	FSYNC pulse rate
Bit Clock Frequency (f _{BCLK})	0.256	12.288	24.576	MHz	
PDM_CLK Frequency (f _{PDM_CLK})	0.256	3.072	6.144	MHz	
POWER					
Supply Voltage					
Digital Core Voltage (DVDD Pin)	1.10		1.98	V	Supply for digital circuitry
Input/Output (I/O) Supply Voltage (IOVDD Pin)	1.70		3.63	V	Supply for I/O circuitry, including pads and level shifters

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Supply Current I/O Current (IOVDD Pin)					Dependent on the clock rates and characteristics of external loads
Operation State		1.6		mA	IOVDD = 3.3 V, $f_s = 48$ kHz, TDM-8 format, 25 pF capacitance
Shutdown Current		0.86		mA	IOVDD = 1.8 V, $f_s = 48$ kHz, TDM-8 format, 25 pF capacitance
Digital Current (DVDD Pin)					Power applied, frame and bit clocks applied, then clocks removed. This specification is highly dependent on the external loads.
Operation State		0.4		mA	Over all temperatures, full voltage range, and silicon skews, $f_s = 48$ kHz, I ² S format
Shutdown Current		0.36		mA	DVDD = 1.8 V, $f_s = 48$ kHz
		0.21		mA	DVDD = 1.2 V, $f_s = 48$ kHz
Shutdown Current		4		μ A	Power applied, frame and bit clocks applied, then clocks removed

SERIAL PORT TIMING SPECIFICATIONS

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, DVDD = 1.10 V to 1.98 V, IOVDD = 1.70 V to 3.63 V, unless otherwise noted.

Table 2.

Parameter	Min	Max	Unit	Description
SERIAL PORT				
f_{FSYNC}		96	kHz	FSYNC frequency, $1/t_{\text{FSYNC}}$, not included in Figure 2
t_{FSYNC}	10.42		μ s	FSYNC period
f_{BCLK}		24.576	MHz	BCLK frequency, sample rate ranging from 4 kHz to 96 kHz, $1/t_{\text{BCLK}}$, not included in Figure 2
t_{BCLK}	40.7		ns	BCLK period
t_{BIL}	18		ns	BCLK low pulse width, slave mode, BCLK frequency = 24.576 MHz, BCLK period = 40.7 ns
t_{BIH}	18		ns	BCLK high pulse width, slave mode, BCLK frequency = 24.576 MHz, BCLK period = 40.7 ns
t_{LIS}	10		ns	FSYNC setup to BCLK input rising edge, slave mode, FSYNC frequency = 96 kHz
t_{LIH}	10		ns	FSYNC hold from BCLK input rising edge, slave mode, FSYNC frequency = 96 kHz
t_{SOD}		20.63	ns	SDATA delay from BCLK output falling edge, 25 pf load over entire range of IOVDD, all temperatures and skews
		9.03	ns	IOVDD = 3.3 V \pm 10%, with 25 pf load
		20.63	ns	IOVDD = 1.7 V to 1.89 V, with 25 pf load




Figure 2. Serial Port Timing Diagram

17232-002

PDM INPUT TIMING SPECIFICATIONS

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $\text{DVDD} = 1.10\text{ V}$ to 1.98 V , $\text{IOVDD} = 1.70\text{ V}$ to 3.63 V , PDM data is latched on both edges of the clock (see Figure 3), unless otherwise noted.

Table 3.

Parameter	t_{MIN}	t_{MAX}	Unit	Description
t_{SETUP}	9		ns	Data setup time
t_{HOLD}	3		ns	Data hold time




Figure 3. PDM Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
DVDD to GND	1.98 V
IOVDD to GND	3.63 V
Digital Inputs	DGND – 0.3 V to IOVDD + 0.3 V
Maximum Operating Ambient Temperature Range	–40°C to +85°C
Junction Temperature Range	–65°C to +165°C
Storage Temperature Range	–65°C to +150°C
Soldering Temperature (60 sec)	300°C
Electrostatic Discharge (ESD) Susceptibility	4.5 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

Table 5. Thermal Resistance

Package Type	θ_{JA}^1	θ_{JC}^2	Unit
CB-9-8	57.1	0.5	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 150P thermal test board. See JEDEC JESD-51.

² Thermal impedance simulated values are based on a JEDEC 252P thermal test board with four thermal vias. See JEDEC JESD-51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS










Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
A1	DVDD	Internal Core Digital Power Supply.
A2	GND	Ground.
A3	IOVDD	Digital I/O Power Supply.
B1	SDATA	I ² S/TDM Serial Data Output.
B2	CONFIG	Configuration Pin.
B3	PDM_DAT	PDM Input Data.
C1	FSYNC	I ² S/TDM Frame Synchronization or Left/Right Clock.
C2	BCLK	I ² S/TDM Bit Clock.
C3	PDM_CLK	PDM Output Clock.

TYPICAL PERFORMANCE CHARACTERISTICS



THEORY OF OPERATION

The ADAU7112 provides up to two channels of decimation from a 1-bit PDM source to a 24-bit PCM audio output. The downsampling ratio is $64 \times f_s$, with f_s being the PCM output sampling rate. All channels decimate at the same ratio. The 24-bit downsampled PCM audio is output via standard I²S or TDM format.

The input sources for the ADAU7112 can be any device that has a slave PDM output, such as a digital microphone. The output pins of these microphones can connect directly to the input pins of the ADAU7112.

The PDM_DAT input pin is connected to the data output of the PDM sources. Internally, there are two channels, Channel 0 and Channel 1. The mapping of the PDM_DAT input data to internal channels is shown in Table 7.

Table 7. PDM_DAT to Internal Channel Mapping

Input Pin	PDM_CLK Edge	Internal Channel
PDM_DAT	Falling	0
	Rising	1

POWER-UP AND INITIALIZATION

The ADAU7112 requires two power supplies to function: IOVDD and the DVDD. Both power supplies can be applied at the same time. If the power supplies are applied at different times, IOVDD must be applied first and then DVDD can be applied at any point after. There are no timing restrictions.

After the power supplies stabilize, the device initializes and is ready to accept incoming I²S clocks.

After the initialization is complete and I²S clocks are applied, it takes 16 full frame synchronization cycles to begin sending out PDM clocks. When the PDM clocks start, and after another 48 frame synchronization cycles, the PDM data is available on the SDATA pin. These 64 frame sync cycles are listed in Table 1.

CLOCKING

After power is applied and the power-up initialization is complete, the device is ready to accept I²S clocks. At this point, it takes 16 full frame synchronization cycles for the device to fully initialize and start sending PDM clocks. If during normal operation the bit clock or frame synchronization is removed, the ADAU7112 PDM_CLK outputs stop immediately and the ADAU7112 automatically enters a low power state. See the Power-Down State section for more details. When the clocks resume, the ADAU7112 relocks to the bit clock and the frame synchronization signals and adjusts the PDM_CLK outputs accordingly. The length of time before the PDM clock outputs resume is 4 frames \pm 1 frame to lock to the incoming signal. If the format of the clock signals changes, the ADAU7112 detects this change at the end of the frame and stops the PDM clock outputs. Then, the device reconfigures and resumes sending PDM clocks with no user intervention. Again, this usually takes 4 frames \pm 1 frame to lock to the incoming signal.

The ADAU7112 requires a BCLK rate that is a minimum of $64 \times$ the frame sync (FSYNC) sample rate. BCLK rates of $128 \times$, $192 \times$, $256 \times$, $384 \times$, and $512 \times$ the FSYNC rate are also supported. The ADAU7112 automatically detects the ratio between BCLK and FSYNC and generates a PDM clock output at $64 \times$ the FSYNC rate. The minimum sampling rate is 4 kHz, and the maximum sample rate is 96 kHz. The PDM clock range is 256 kHz to 6.144 MHz. Internally, all processing is performed at the PDM_CLK rate.

POWER-DOWN STATE

The ADAU7112 can be placed in a power-down state by stopping the frame and bit clocks that are being sent to the device.

To exit power-down mode, resume sending frame and bit clocks to the device.

SERIAL AUDIO OUTPUT INTERFACE

The ADAU7112 supports I²S and TDM serial output formats. Up to TDM-16 can be used, but the ADAU7112 can only place data in the first eight slots. The internal channel pair can be routed to one of four different pairs of output slots using the CONFIG pin.

Table 9 lists the available settings using the CONFIG pin. For the I²S configuration, the two internal channels are placed in the audio stream as shown in Figure 11.

For the TDM format, the configuration is independent of the actual number of TDM slots available. The configuration determines the slots in which the data is placed. However, if the bit clock to frame clock ratio is such that the slot can never be reached, the data is lost.

For example, if the CONFIG pin is pulled up through a 47 k Ω resistor to IOVDD, the data is placed in Slot 5 and Slot 6. Then, if the bit clock being sent is $128 \times f_s$, there are only four slots in each frame. Slot 5 and Slot 6 are never reached.

See Table 8 for supported bit clock to frame clock ratios and the resulting number of TDM data slots. Figure 14 through Figure 17 show the different options for placing the data in Slot 1 to Slot 8. These options also apply to any of the supported bit clock to frame clock ratios.

For the TDM-12 and TDM-16 clock rates, the data can only be placed in Slot 1 to Slot 8.

The SDATA pin is in tristate high impedance mode, except when the port is driving serial data.

With the CONFIG pin tied to IOVDD, the serial port is in I²S stereo mode with a 50/50 duty cycle frame clock expected. In this mode, the frame starts with the falling edge of the frame synchronization, and the expected duty cycle is 50% high and 50% low. Channel 0 sends out data when the clock is low, and as soon as the frame synchronization goes high, the data from Channel 0 is stopped and Channel 1 begins sending data. Both edges of the frame synchronization clock are used. If the duty

cycle is not 50/50, there may be errors in the resulting data. In this mode, there must be 64 bit clock cycles per frame.

The ADAU7112 can support six different bit clock rates of $64\times$, $128\times$, $192\times$, $256\times$, $384\times$, or $512\times$ the output sample rate. These bit clock rates result in five different TDM formats that are supported. A ratio of $64 \times f_s$ changes the ADAU7112 to I²S mode. See Table 8 for details.

In TDM mode, the frame synchronization is expected to be a positive going pulse that is at least one bit clock period wide. The falling edge is not important and is not considered as long as it is low long enough to meet the timing specification to be read as a low before going back high. The frame starts with the rising edge of this pulse.

Table 8. Supported TDM Bit Clock Rates

Bit Clock Rate	Number of Data Slots	Notes
$64 \times f_s$	2	I ² S mode see (Figure 11)
$128 \times f_s$	4	See Figure 12
$192 \times f_s$	6	See Figure 13
$256 \times f_s$	8	See Figure 14
$384 \times f_s$	12	See Figure 18
$512 \times f_s$	16	See Figure 19

Table 9. CONFIG Pin Options

Device Setting	CONFIG Pin Configuration
I ² S Format	Tie to IOVDD
TDM Slot 1 to Slot 2 Driven, 32-Bit Slots	Tie to GND
TDM Slot 3 to Slot 4 Driven, 32-Bit Slots	Open
TDM Slot 5 to Slot 6 Driven, 32-Bit Slots	Tie to IOVDD through a 47 kΩ resistor
TDM Slot 7 to Slot 8 Driven, 32-Bit Slots	Tie to GND through a 47 kΩ resistor




Figure 11. I²S Mode, BCLK = $64 \times f_s$, CONFIG Pin Tied to IOVDD




Figure 12. TDM-4, BCLK = $128 \times f_s$, CONFIG Pin Tied to GND




Figure 13. TDM-6, BCLK = $192 \times f_s$, CONFIG Pin Tied to GND

17232-013




Figure 14. TDM-8, BCLK = $256 \times f_s$, CONFIG Pin Tied to GND

17232-014




Figure 15. TDM-8, BCLK = $256 \times f_s$, CONFIG Pin Open

17232-015




Figure 16. TDM-8, BCLK = $256 \times f_s$, CONFIG Pin Tied to IOVDD Through a 47 kΩ Resistor

17232-016




Figure 17. TDM-8, BCLK = 256 × f_s, CONFIG Pin Tied to GND Through a 47 kΩ Resistor

17232-017




Figure 18. TDM-12, BCLK = 384 × f_s, CONFIG Pin Tied to GND

17232-018




Figure 19. TDM-16, BCLK = 512 × f_s, CONFIG Pin Tied to GND

17232-019

APPLICATIONS INFORMATION

Figure 20 details an example application circuit using two PDM sources and details how to set the CONFIG pin for the optional data formats.

To keep PCB manufacturing costs low, a via-in-pad is not required for most common configurations. The CONFIG pin can be left floating or a PCB trace on the top layer can connect the CONFIG pin to the nearby IOVDD pin or GND pin. A via-in-pad is only required when a pull-up or pull-down resistor is required.




Figure 20. Example Application Circuit

17232-020

OUTLINE DIMENSIONS




Figure 21. 9-Ball Wafer Level Chip Scale Package [WLCSP]
 1.26 mm × 1.26 mm Body
 (CB-9-8)
 Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADAU7112ACBZRL	-40°C to +85°C	9-Ball Wafer Level Chip Scale Package [WLCSP], 13" Tape and Reel	CB-9-8
ADAU7112ACBZR7	-40°C to +85°C	9-Ball Wafer Level Chip Scale Package [WLCSP], 7" Tape and Reel	CB-9-8
EVAL-ADAU7112Z		Evaluation Board	

¹ Z = RoHS Compliant Part.