









TUSB2046B-Q1

SLLSE50A - SEPTEMBER 2010 - REVISED OCTOBER 2015

# TUSB2046B-Q1 4-Port HUB for the Universal Serial BUS With Optional Serial EEPROM Interface

#### Features 1

- Qualified for Automotive Applications
- Fully Compliant With the USB Specification as a Full-Speed Hub: TID #30220231
- 32-Pin VQFN Package With a 0.5-mm Pitch
- 3.3-V Low-Power ASIC Logic
- Integrated USB Transceivers
- State Machine Implementation Requires No Firmware Programming
- One Upstream Port and Four Downstream Ports
- All Downstream Ports Support Full-Speed and Low-Speed Operations
- **Two Power-Source Modes** 
  - Self-Powered Mode
  - **Bus-Powered Mode** \_
- Power Switching and Overcurrent Reporting Is Provided Ganged or Per Port
- Supports Suspend and Resume Operations
- Supports Programmable Vendor ID and Product ID With External Serial EEPROM
- 3-State EEPROM Interface Allows EEPROM Sharing
- Push-Pull Outputs for PWRON Eliminate the Need for External Pullup Resistors
- Noise Filtering on OVRCUR Provides Immunity to Voltage Spikes
- Package Pinout Allows Two-Layer PCB
- Low EMI Emission Achieved by a 6-MHz Crystal Input
- Migrated From Proven TUSB2040 Hub
- Lower Cost Than the TUSB2040 Hub
- Enhanced System ESD Performance
- Supports 6-MHz Operation Through a Crystal Input or a 48-MHz Input Clock
- No Special Driver Requirements; Works Seamlessly With Any System Having USB Stack Support

# 2 Applications

Automotive Infotainment

## 3 Description

Tools &

Software

The TUSB2046B-Q1 is a 3.3-V CMOS hub device that provides one upstream port and four downstream ports in compliance with the Universal Serial Bus (USB) specification as a full-speed hub. Because this device is implemented with a digital state machine instead of a microcontroller, no firmware

programming is required. Fully-compliant USB transceivers are integrated into the ASIC for all upstream and downstream ports. The downstream ports support both full-speed and low-speed devices by automatically setting the slew rate according to the speed of the device attached to the ports. The configuration of the BUSPWR pin selects either the bus-powered or the self-powered mode.


Configuring the GANGED input determines the power-switching and overcurrent-detection modes for the downstream ports. External power-management devices, such as the TPS2044, are required to control the 5-V source to the downstream ports according to the corresponding value of the PWRON pin. On detecting any overcurrent conditions, the power-management device sets the corresponding OVRCUR pin of the TUSB2046B-Q1 to a logic low. If GANGED is high, all PWRON outputs switch together, and if any OVRCUR is activated, all ports transition to the power-off state. If GANGED is low, the PWRON outputs and OVRCUR inputs operate on a per-port basis.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TUSB2046B-Q1	VQFN (32)	5.00 mm × 5.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Key Graphic**





# Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (Continued)
6		Configuration and Functions 4
7	Spe	cifications
	- 7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings 6
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 7
	7.5	Electrical Characteristics7
	7.6	Differential Driver Switching Characteristics Full- Speed Mode
	7.7	Differential Driver Switching Characteristics Low Speed Mode
	7.8	Typical Characteristics 9
8	Deta	ailed Description 10
	8.1	Overview 10
	8.2	Functional Block Diagram 10

	8.3	Feature Description	11
	8.4	Device Functional Modes	11
	8.5	Programming	12
9		ications and Implementation	
	9.1	Application Information	14
	9.2	Typical Applications	17
10	Pow	er Supply Recommendations	22
		TUSB2046BI-Q1 Power Supply	
		Downstream Port Power	
11	Layo	out	22
		Layout Guidelines	
	11.2	Layout Example	23
12	Devi	ice and Documentation Support	24
		Community Resources	
	12.2	Trademarks	24
	12.3	Electrostatic Discharge Caution	24
	12.4	Glossary	24
13	Mec	hanical, Packaging, and Orderable	
		mation	24

## 4 Revision History

•

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Original (September 2013) to Revision A

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
Changed part number here and throughout the text and illustrations of the data sheet from TUSB2046B to TUSB2046BI-Q1	. 1
Deleted VF Package pinout drawing	. 4
Revised pinout drawing	. 4



www.ti.com

#### Page



### 5 Description (Continued)

The TUSB2046B-Q1 provides the flexibility of using a 6-MHz or a 48-MHz clock. The logic level of the TSTMODE pin controls the selection of the clock source. When TSTMODE is low, the output of the internal APLL circuitry is selected to drive the internal core of the device. When TSTMODE is high, the TSTPLL/48MCLK input is selected as the input clock source and the APLL circuitry is powered down and bypassed. The internal oscillator cell is also powered down while TSTMODE is high.

Low EMI emission is achieved because the TUSB2046B-Q1 is able to use a 6-MHz crystal input. Connect the crystal as shown in Figure 8. An internal PLL then generates the 48-MHz clock used to sample data from the upstream port and to synchronize the 12 MHz used for the USB clock. If low-power suspend and resume are desired, a passive crystal or resonator must be used. However, a 6-MHz oscillator may be used by connecting the output to the XTAL1 pin and leaving the XTAL2 pin open. The oscillator TTL output must not exceed 3.6 V.

For 48-MHz operation, the clock cannot be generated with a crystal using the XTAL2 output because the internal oscillator cell supports only the fundamental frequency.


See Figure 7 and Figure 9 in the *input clock configuration* section for more-detailed information regarding the input clock configuration.

The EXTMEM pin enables or disables the optional EEPROM interface. When the EXTMEM pin is high, the product ID (PID) displayed during enumeration is the general-purpose USB hub. For this default, pin 5 is disabled and pin 6 functions as the GANGED input pin. If custom PID and vendor ID (VID) descriptors are desired, the EXTMEM pin must be low (EXTMEM = 0). For this configuration, pin 5 and pin 6 function as the EEPROM interface with pin 5 and pin 6 functioning as EECLK and EEDATA, respectively. See Table 1 for a description of the EEPROM memory map.

Other useful features of the TUSB2046B-Q1 include a package with a 0.8-mm pin pitch for easy PCB routing and assembly, push-pull outputs for the PWRON pins to eliminate the need for pullup resistors required by traditional open-collector I/Os, and OVRCUR pins having noise filtering for increased immunity to voltage spikes.



# 6 Pin Configuration and Functions



#### **Pin Functions**

F	PIN		DECODIDITION			
NAME	NO.	I/O	DESCRIPTION			
BUSPWR	8	I	Power source indicator. BUSPWR is an active-high input that indicates whether the downstream ports source their power from the USB cable or a local power supply. For the bus-power mode, this pin must be pulled to 3.3 V, and for the self-powered mode, this pin must be pulled low. Input must not change dynamically during operation.			
DM0	2	I/O	Root port USB differential data minus. DM0 paired with DP0 constitutes the upstream USB port.			
DM1 11						
DM2 15		- I/O	USB differential data minus. DM1–DM4 paired with DP1–DP4 support up to four downstream USB			
DM3	19	1/0	ports.			
DM4	23					
DP0	1	I/O	Root port USB differential data plus. DP0 paired with DM0 constitutes the upstream USB port.			
DP1	12					
DP2 16			USB differential data plus. DP1–DP4 paired with DM1–DM4 support up to four downstream USB			
DP3	20	I/O	ports.			
DP4	24					
EECLK	5	0	EEPROM serial clock. When EXTMEM is high, the EEPROM interface is disabled. The EECLK pin is disabled and must be left floating (unconnected). When EXTMEM is low, EECLK acts as a 3-state serial clock output to the EEPROM with a 100-µA internal pulldown.			
EEDATA/ GANGED	6	I/O	EEPROM serial data- and power-management mode indicator. When EXTMEM is high, EEDATA/GANGED selects between ganged or per-port power overcurrent detection for the downstream ports. When EXTMEM is low, EEDATA/GANGED acts as a serial data I/O for the EEPROM and is internally pulled down with a 100-µA pulldown. This standard TTL input must not change dynamically during operation.			
EXTMEM	26	I	When EXTMEM is high, the serial EEPROM interface of the device is disabled. When EXTMEM is low, pins 5 and 6 are configured as the clock and data pins of the serial EEPROM interface, respectively.			
GND	7, 28		GND pins must be tied to ground for proper operation.			



### **Pin Functions (continued)**

PIN		- I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
OVRCUR1	10		Overcurrent input. OVRCUR1-OVRCUR4 are active-low. For per-port overcurrent detection, one				
OVRCUR2			overcurrent input is available for each of the four downstream ports. In the ganged mode, any				
OVRCUR3	18	1	OVRCUR input may be used and all OVRCUR pins must be tied together. OVRCUR pins are				
OVRCUR4	22		active-low inputs with noise-filtering logic.				
PWRON1	9		Power-on and -off control signals. PWRON1-PWRON4 are active-low, push-pull outputs. Push-				
PWRON2         13           PWRON3         17		0	pull outputs eliminate the pullup resistors which open-drain outputs require. However, the external				
		0	power switches that connect to these pins must be able to operate with 3.3-V inputs because				
PWRON4	21		these outputs cannot drive 5-V signals.				
RESET	4	I	$\frac{\mbox{RESET}}{\mbox{RESET}}$ is an active-low TTL input with hysteresis and must be asserted at power up. When $\mbox{RESET}$ is asserted, all logic is initialized. Generally, a reset with a pulse duration between 100 $\mu s$ and 1 ms is recommended after 3.3-V V $_{CC}$ reaches 90% of its full value. The clock signal must be active during the last 60 $\mu s$ of the reset window.				
SUSPND	32	0	Suspend status. SUSPND is an active-high output available for external logic power-down operations. During the suspend mode, SUSPND is high. SUSPND is low for normal operation.				
TSTMODE	31	I	Test or mode pin. TSTMODE is used as a test pin during production testing. This pin must be tied to ground or 3.3-V $V_{CC}$ for normal 6-MHz or 48-MHz operation, respectively.				
TSTPLL/ 48MCLK	27	I/O	Test or 48-MHz clock input. TSTPLL/48MCLK is used as a test pin during production testing. This pin must be tied to ground for normal 6-MHz operation. If 48-MHz input clock is desired, a 48-MHz clock source (no crystal) can be connected to this input pin.				
V <sub>CC</sub>	3, 25		3.3-V supply voltage				
XTAL1	30	I	Crystal 1. XTAL1 is a 6-MHz crystal input with 50% duty cycle. An internal PLL generates the 48 MHz and 12-MHz clocks used internally by the ASIC logic.				
XTAL2	29	0	Crystal 2. XTAL2 is a 6-MHz crystal output. This pin must be left open when using an oscillator.				

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	МАХ	UNIT
$V_{CC}$	Supply voltage <sup>(2)</sup>		-0.5	3.6	V
VI	Input voltage		-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_1 < 0 V \text{ or } V_1 < V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0 V \text{ or } V_O < V_{CC}$		±20	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage levels are with respect to GND.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Flastrastatia disabarga	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±3000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±2000	v

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Supply voltage	3.3	3.6	V
VI	Input voltage, TTL or LVCMOS	0	V <sub>CC</sub>	V
Vo	Output voltage, TTL or LVCMOS	0	V <sub>CC</sub>	V
V <sub>IH(REC)</sub>	High-level input voltage, signal-ended receiver	2	V <sub>CC</sub>	V
V <sub>IL(REC)</sub>	Low-level input voltage, signal-ended receiver		0.8	V
V <sub>IH(TTL)</sub>	High-level input voltage, TTL or LVCMOS	2	V <sub>CC</sub>	V
V <sub>IL(TTL)</sub>	Low-level input voltage, TTL or LVCMOS	0	0.8	V
R <sub>(DRV)</sub>	External series differential-driver resistor	22 (–5%)	22 (5%)	Ω
f <sub>(OPRH)</sub>	Operating (dc differential driver) high-speed mode		12	Mb/s
f <sub>(OPRL)</sub>	Operating (dc differential driver) low-speed mode		1.5	Mb/s
V <sub>ICR</sub>	Common-mode input-range differential receiver	0.8	2.5	V
t <sub>t</sub>	Input transition times, TTL or LVCMOS	0	25	ns
TJ	Junction temperature range	-40	115	°C
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

### 7.4 Thermal Information

		TUSB2046B-Q1	
	THERMAL METRIC <sup>(1)</sup>	RHB (VQFN)	UNIT
		32 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	35.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	28.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	9.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
		TTL or LVCMOS	$I_{OH} = -4 \text{ mA}$	$V_{CC}$ – 0.5				
V <sub>OH</sub>	High-level output voltage	USB data	$R_{(DRV)} = 15 \text{ k}\Omega \text{ to GND}$	2.8			V	
		lines	$I_{OH} = -12 \text{ mA} \text{ (without } R_{(DRV)})$	$V_{CC} - 0.5$				
		TTL or LVCMOS	I <sub>OL</sub> = 4 mA			0.5		
V <sub>OL</sub>	L Low-level output voltage	USB data	$R_{(DRV)}$ = 1.5 k $\Omega$ to 3.6 V			0.3	V	
		lines	$I_{OL} = 12 \text{ mA} \text{ (without } R_{(DRV)} \text{)}$			0.5		
V <sub>IT+</sub>	Positive input threshold	TTL or LVCMOS				1.8	v	
		Single-ended	$0.8 \text{ V} \le \text{V}_{\text{ICR}} \le 2.5 \text{ V}$			1.8		
V <sub>IT-</sub>	Negative-input threshold	TTL or LVCMOS		0.8			V	
		Single-ended	$0.8 \text{ V} \le \text{V}_{\text{ICR}} \le 2.5 \text{ V}$	1				
V <sub>hys</sub>	Input hysteresis <sup>(1)</sup>	TTL or LVCMOS		0.3		0.7	mV	
	$(V_{T+} - V_{T-})$	Single-ended	$0.8 \text{ V} \leq \text{V}_{\text{ICR}} \leq 2.5 \text{ V}$	300		500	L	
	High-impedance output	TTL or LVCMOS	$V = V_{CC} \text{ or } GND^{(2)}$			±10		
l <sub>oz</sub>	current	USB data lines	$0 V \le V_O \le V_{CC}$			±10	μA	
IIL	Low-level input current	TTL or LVCMOS	V <sub>I</sub> = GND			-1	μA	
I <sub>IH</sub>	High-level input current	TTL or LVCMOS	$V_{I} = V_{CC}$			1	μA	
z <sub>0(DRV)</sub>	Driver output impedance <sup>(3)</sup>	USB data lines	Static V <sub>OH</sub> or V <sub>OL</sub>	7.1		19.9	Ω	
V <sub>ID</sub>	Differential input voltage	USB data lines	$0.8 \text{ V} \leq \text{V}_{\text{ICR}} \leq 2.5 \text{ V}$	0.2			V	
1	Input supply current		Normal operation			40	mA	
I <sub>CC</sub>	mput supply current		Suspend mode			1	μA	

(1) Applies for input buffers with hysteresis.

(2) Applies for open-drain buffers.(3) Characterization only. Limits ar

(3) Characterization only. Limits are approved by design and are not production tested.

SLLSE50A - SEPTEMBER 2010 - REVISED OCTOBER 2015

www.ti.com

STRUMENTS

XAS

## 7.6 Differential Driver Switching Characteristics Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, C<sub>L</sub> = 50 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>r</sub>	Transition rise time for DP or DM	See Figure 1 and Figure 2	4	20	ns
t <sub>f</sub>	Transition fall time for DP or DM	See Figure 1 and Figure 2	4	20	ns
t <sub>(RFM)</sub>	Rise and fall time matching <sup>(1)</sup>	$(t_r / t_f) \times 100$	90%	110%	
V <sub>O(CRS)</sub>	Signal crossover output voltage <sup>(1)</sup>		1.3	2	V


(1) Characterization only. Limits are approved by design and are not production tested.

### 7.7 Differential Driver Switching Characteristics Low Speed Mode


over recommended ranges of operating free-air temperature and supply voltage, C<sub>L</sub> = 50 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>r</sub>	Transition rise time for DP or $\mathrm{DM}^{(1)}$	$C_L$ = 200 pF to 600 pF, see Figure 1 and Figure 2	75	300	ns
t <sub>f</sub>	Transition fall time for DP or $DM^{(1)}$	$C_L = 200 \text{ pF}$ to 600 pF, see Figure 1 and Figure 2	75	300	ns
t <sub>(RFM)</sub>	Rise and fall time matching <sup>(1)</sup>	$(t_r / t_f) \times 100$	80%	120%	
V <sub>O(CRS)</sub>	Signal crossover output voltage <sup>(1)</sup>	C <sub>L</sub> = 200 pF to 600 pF	1.3	2	V

(1) Characterization only. Limits are approved by design and are not production tested.



### Figure 1. Differential Driver Switching Load



NOTE: The  $t_r/t_f$  ratio is measured as  $t_r(DP)/t_f(DM)$  and  $t_r(DM)/t_f(DP)$  at each crossover point.

Figure 2. Differential Driver Timing Waveforms




Figure 3. Single-Ended Receiver Input-Signal Parameter Definitions

8



## 7.8 Typical Characteristics




Figure 4. Differential Receiver Input Sensitivity Versus Common-Mode Input Range




### 8 Detailed Description

### 8.1 Overview

The TUSB2046BI-Q1 is a USB 2.0-compliant hub at full-speed as assigned by USB-IF TID #30220231. The device will enumerate high-speed devices, but limit the throughput to full-speed bit rates. The single upstream port and four downstream ports are equipped to support full-speed or low-speed connections. In the event of an overcurrent condition or failure, all or individual power pins can be configured to fail-safe open. A variety of clocking options allow the internal core of the device to be driven internally or externally with a crystal or resonator to achieve low EMI emission. The device contains an EEPROM controller for connection to an external EEPROM, which allows for automatic loading of static configuration data upon power-on reset, pin reset, or software reset. The EEPROM can be configured to load USB descriptors, USB device configuration, and the MAC address.

### 8.2 Functional Block Diagram





### 8.3 Feature Description

### 8.3.1 USB Power Management

The TUSB2046BI-Q1 supports both bus-powered and self-powered modes. External power-management devices, such as the TPS2044, are required to control the 5-V power source switching (ON/OFF) to the downstream ports and to detect an overcurrent condition from the downstream ports individually or ganged. Outputs from external power devices provide overcurrent inputs to the TUSB2046BI-Q1 OVRCUR pins in case of an overcurrent condition, the corresponding PWRON pins are disabled by the TUSB2046BI-Q1. In the ganged mode, all PWRON signals transition simultaneously, and any OVRCUR input can be used. In the nonganged mode, the PWRON outputs and OVRCUR inputs operate on a per-port basis.

Both bus-powered and self-powered hubs require overcurrent protection for all downstream ports. The two types of protection are individual-port management (individual-port basis) or ganged-port management (multiple-port basis). Individual-port management requires power-management devices for each individual downstream port, but adds robustness to the USB system because, in the event of an overcurrent condition, the USB host only powers down the port that has the condition. The ganged configuration uses fewer power management devices and thus has lower system costs, but in the event of an overcurrent condition on any of the downstream ports, all the ganged ports are disabled by the USB host.

Using a combination of the BUSPWR and EEDATA/GANGED inputs, the TUSB2046BI-Q1 supports four modes of power management: bus-powered hub with either individual-port power management or ganged-port power management, and the self-powered hub with either individual-port power management or ganged-port power management. Texas Instruments supplies the complete hub solution because we offer this TUSB2046BI-Q1 along with the power-management devices needed to implement a fully USB compliant system.

### 8.3.2 Clock Generation

The TUSB2046BI-Q1 provides the flexibility of using either a 6-MHz or a 48-MHz clock. The logic level of the MODE pin controls the selection of the clock source. When MODE is low, the output of the internal APLL circuitry is selected to drive the internal core of the chip. When MODE is high, the XTAL1 input is selected as the input clock source and the APLL circuitry is powered down and bypassed. The internal oscillator cell is also powered down while MODE is high. For 6-MHz operation, TUSB2046BI-Q1 requires a 6-MHz clock signal on XTAL1 pin (with XTAL2 for a crystal) from which its internal APLL circuitry generates a 48-MHz internal clock to sample the data from the upstream port. For 48-MHz operation, the clock cannot be generated with a crystal, using the XTAL2 output, since the internal oscillator cell only supports the fundamental frequency. If low-power suspend and resume are desired, a passive crystal or resonator must be used, although the hub supports the flexibility of using any device that generates a 6-MHz clock. Because most oscillators cannot be stopped while power is on, their use prohibits low-power suspend, which depends on disabling the clock. When the oscillator is used, by connecting its output to the XTAL1 pin and leaving the XTAL2 pin open, its TTL output level cannot exceed 3.6 V. If a 6-MHz oscillator is used, it must be stopped at logic low whenever SUSPND is high. For crystal or resonator implementations, the XTAL1 pin is the input and the XTAL2 pin is used as the feedback path. A sample crystal tuning circuit is shown in Figure 8.

A sample crystal turning circuit is show in Figure 8.

### 8.4 Device Functional Modes

### 8.4.1 Vendor ID and Product ID With External Serial EEPROM

The EXTMEM enables or disables the optional EEPROM interface. When EXTMEM is high, the vendor and product IDs (VID and PID) use defaults, such that the message displayed during enumeration is General Purpose USB Hub. For this configuration, pin 6 functions as the GANGED input pin and the EECLK is unused. If custom VID and PID descriptors are desired, the EXTMEM must be tied low (EXTMEM = 0) and a SGS Thompson M93C46 EEPROM, or equivalent, stores the programmable VID, PID, and GANGED values. For this configuration, pins 5 and 6 function as the EEPROM interface signals with pin 5 as EECLK and pin 6 as EEDATA, respectively.

**TUSB2046B-Q1** 

SLLSE50A - SEPTEMBER 2010 - REVISED OCTOBER 2015



### 8.5 Programming

#### 8.5.1 Programming the EEPROM

An SGS Thompson M93C46 <u>EEPROM</u>, or equivalent, stores the programmable VID and PID. When the EEPROM interface is enabled (EXTMEM = 0), the EECLK and EEDATA are internally pulled down (100  $\mu$ A) inside the TUSB2046B-Q1. The internal pulldowns are disabled when the EEPROM interface is disabled (EXTMEM = 1).

The EEPROM is programmed with the three 16-bit locations as shown in Table 1. Connecting pin 6 of the EEPROM high (ORG = 1) organizes the EEPROM memory into  $64 \times 16$ -bit words.

ADDRESS	D15	D14	D7–D0					
00000	0	GANGED	0000000					
00001	VID high-byte VII							
00010	PID high-byte PID low-byte							
	XXXXXXX							

#### Table 1. EEPROM Memory Map

The D and Q signals of the EEPROM must be tied together using a 1-k $\Omega$  resistor with the common I/O operations forming a single-wire bus. After system power-on reset, the TUSB2046B-Q1 performs a one-time access read operation from the EEPROM if the EXTMEM pin is pulled low and the chip select(s) of the EEPROM is connected to the system power-on reset. Initially, the EEDATA pin is driven by the TUSB2046B-Q1 to send a start bit (1) which is followed by the read instruction (10) and the starting-word address (00000). Once the read instruction is received, the instruction and address are decoded by the EEPROM, which then sends the data to the output shift register. At this point, the hub stops driving the EEDATA pin and the EEPROM starts driving. A dummy (0) bit is then output and the first three 16-bit words in the EEPROM are output with the most significant bit (MSB) first.

The output data changes are triggered by the rising edge of the clock provided by the TUSB2046B-Q1 on the EECLK pin. The SGS-Thompson M936C46 EEPROM is recommended because it advances to the next memory location by automatically incrementing the address internally. Any EEPROM used must have the automatic internal address advance function. After reading the three words of data from the EEPROM, the TUSB2046B-Q1 puts the EEPROM interface into a high-impedance condition (pulled down internally) to allow other logic to share the EEPROM. The EEPROM read operation is summarized in Figure 5. For more details on EEPROM operation, refer to SGS-Thompson Microelectronics M93C46 Serial Microwire Bus EEPROM data sheet.






Figure 5. EEPROM Read Operation Timing Diagram

TEXAS INSTRUMENTS

www.ti.com

### **9** Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 9.1 Application Information

Another advantage of USB is that all peripherals are connected using a standardized four-wire cable that provides both communication and power distribution. The power configurations are bus-powered and self-powered modes. The maximum current that may be drawn from the USB 5-V line during power up is 100 mA. For the bus-powered mode, a hub can draw a maximum of 500 mA from the 5-V line of the USB cable. A bus-powered hub must always be connected downstream to a self-powered hub unless it is the only hub connected to the PC and there are no high-powered functions connected downstream. In the self-powered mode, the hub is connected to an external power supply and can supply up to 500 mA to each downstream port. High-powered functions may draw a maximum of 500 mA from each downstream port and may only be connected downstream to self-powered hubs. Per the USB specification, in the bus-powered mode, each downstream port can provide a maximum of 100 mA of current, and in the self-powered mode, each downstream port can provide a maximum of 500 mA of current.

Both bus-powered and self-powered hubs require overcurrent protection for all downstream ports. The two types of protection are individual-port management (individual-port basis) or ganged-port management (multiple-port basis). Individual-port management requires power-management devices for each individual downstream port, but adds robustness to the USB system because, in the event of an overcurrent condition, the USB host only powers down the port that has the condition. The ganged configuration uses fewer power management devices and thus has lower system costs, but in the event of an overcurrent condition on any of the downstream ports, all the ganged ports are disabled by the USB host.

Using a combination of the BUSPWR and EEDATA/GANGED inputs, the TUSB2046B-Q1 supports four modes of power management: bus-powered hub with either individual-port power management or ganged-port power management, and the self-powered hub with either individual-port power management or ganged-port power management. Texas Instruments supplies the complete hub solution with the TUSB2036 (2/3-port), TUSB2046B-Q1, and the TUSB2077 (7-port) hubs along with the power-management devices needed to implement a fully USB specification-compliant system.

A major advantage of USB is the ability to connect 127 functions configured in up to 6 logical layers (tiers) to a single personal computer (see Figure 6).







### **Application Information (continued)**

### 9.1.1 Input Clock Configuration

The input clock configuration logic of TUSB2046B-Q1 is enhanced to accept a 6-MHz crystal or 48-MHz on-theboard clock source with a simple tie-off change on TSTMODE (pin 31).

• A 6-MHz input clock configuration is shown in Figure 7.

In this mode, both the TSTMODE and TSTPLL/48MCLK pins must be tied to ground. The hub is configured to use the 6-MHz clock on pins 30 and 29, which are XTAL1 and XTAL2, respectively, on the TUSB2046B-Q1. This is identical to the TUSB2046.





Figure 7. 6-MHz Input Clock Configuration


Figure 8 is an example of how to generate the 6-MHz clock signal.



NOTE: This figure assumes a 6-MHz fundamental crystal that is parallel loaded. The component values of C1, C2, and R<sub>d</sub> are determined using a Fox Electronics part number HC49U-6.00MHz 30\50\0-70\20 crystal or equivalent, which means ±30 ppm at 25°C and ±50 ppm from 0°C to 70°C. The characteristics for the crystal include a load capacitance (C<sub>L</sub>) of 20 pF, maximum shunt capacitance (C<sub>o</sub>) of 7 pF, and the maximum ESR of 50 Ω. In order to ensure enough negative resistance, use C1 = C2 = 27 pF. The resistor R<sub>d</sub> is used to trim the gain, and R<sub>d</sub> = 1.5 kΩ is recommended.

#### Figure 8. Crystal Tuning Circuit

A 48-MHz input clock configuration is shown in Figure 9.
 In this mode, both TSTMODE and XTAL1 pins must be tied to 3.3-V V<sub>CC</sub>. The hub accepts the 48-MHz clock input on TSTPLL/48MCLK (pin 27). XTAL2 must be left floating (open) for this configuration. Only the oscillator or the onboard clock source is accepted for this mode. A crystal can not be used for this mode, since the chip's internal oscillator cell only supports the fundamental frequency.







### TUSB2046B-Q1

SLLSE50A - SEPTEMBER 2010 - REVISED OCTOBER 2015

www.ti.com

### **Application Information (continued)**

Figure 10 is a block diagram example of how to connect the external EEPROM if a custom product ID and vendor ID are desired. Figure 5 shows the EEPROM read operation timing diagram. Figure 13, Figure 14, and Figure 11 illustrate how to connect the TUSB2046B-Q1 device for different power source and port power-management combinations.





Figure 10. Typical Application of the TUSB2046B-Q1 USB Hub



### 9.2 Typical Applications

#### 9.2.1 Self-Powered Hub, Individual-Port Power Management



NOTES: A. TPS2044, TPS2042, and SN75240 are Texas Instruments devices. Two TPS2042 devices can be substituted for the TPS2044. The OCn outputs of the TPS204n are open-drain. A 10-kΩ pullup is recommended.

- B. 120 μF per hub is the minimum required per the USB specification. However, TI recommends a 100-μF, low-ESR, tantalum capacitor per port for immunity to voltage droop.
- C. LDO is a 5-V-to-3.3-V voltage regulator.
- D. All USB DP, DM signal pairs require series resistors of approximately 27Ω to ensure proper termination. An optional filter capacitor of about 22 pF is recommended for EMI suppression. This capacitor, if used, must be placed between the hub terminal and the series resistor, as per section 7.1.6 of the USB specification.

#### Figure 11. TUSB2046B-Q1 Self-Powered Hub, Individual-Port Power-Management Application

#### 9.2.1.1 Design Requirements

For this example, follow the design parameters listed in Table 2.

### **Typical Applications (continued)**


### Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE				
VCC Supply	3.3 V				
Downstream Ports	4				
Power Management	Individual-Port				
Clock Source	6-MHz Crystal				
External EEPROM	No				
Power Source Mode	Self-Powered				

#### 9.2.1.2 Detailed Design Procedure

In a self-powered configuration, the TUSB2046-Q1 can be implemented for individual-port power management when used with the TPS2044, because it can supply 500 mA of current to each downstream port, and can provide current limiting on a per-port basis. When the hub detects a fault on a downstream port, power is removed from the port with the fault; the remaining ports continue to operate normally. Self-powered hubs are required to implement overcurrent protection and report overcurrent conditions. The SN75240 transient suppressors reduce inrush current and voltage spikes on the data lines.

### 9.2.1.3 Application Curve




#### Figure 12. Downstream Port 1



#### 9.2.2 Bus-Powered Hub, Ganged-Port Power Management

When used in bus-powered mode, the TUSB2046B-Q1 supports up to four downstream ports by controlling a TPS2041 device which is capable of supplying 100 mA of current to each downstream port. Bus-powered hubs must implement power switching to ensure current demand is held below 100 mA when the hub is hot-plugged into the system. Utilizing the TPS2041 for ganged-port power management provides overcurrent protection for the downstream ports. The SN75240 transient suppressors reduce inrush current and voltage spikes on the data lines. The OVRCUR signals must be tied together for a ganged operation.



NOTES: A. TPS2041 and SN75240 are Texas Instruments devices. The OCn outputs of the TPS204n are open-drain. A 10-kΩ pullup is recommended.

- B. 120 μF per hub is the minimum required per the USB specification. However, TI recommends a 100-μF, Iow-ESR, tantalum capacitor per port for immunity to voltage droop.
- C. LDO is a 5-V-to-3.3-V voltage regulator
- D. All USB DP, DM signal pairs require series resistors of approximately 27  $\Omega$  to ensure proper termination. An optional filter capacitor of about 22 pF is recommended for EMI suppression. This capacitor, if used, must be placed between the hub terminal and the series resistor, as per section 7.1.6 of the USB specification.

#### Figure 13. TUSB2046B-Q1 Bus-Powered Hub, Ganged-Port Power-Management Application

SLLSE50A - SEPTEMBER 2010 - REVISED OCTOBER 2015

#### 9.2.2.1 Design Requirements

Table 3 lists the design parameters for this example.

DESIGN PARAMETER	EXAMPLE VALUE								
VCC Supply	3.3 V								
Downstream Ports	4								
Power Management	Individual-Port								
Clock Source	6-MHz Crystal								
External EEPROM	No								
Power Source Mod	Self-Powered								

#### **Table 3. Design Parameters**

#### 9.2.2.2 Detailed Design Procedures

In a self-powered configuration, the TUSB2046-Q1 can be implemented for individual-port power management when used with the TPS2044 because it is capable of supplying 500 mA of current to each downstream port and can provide current limiting on a per-port basis. When the hub detects a fault on a downstream port, power is removed from only the port with the fault and the remaining ports continue to operate normally. Self-powered hubs are required to implement overcurrent protection and report overcurrent conditions. The SN75240 transient suppressors reduce inrush current and voltage spikes on the data lines.

#### 9.2.3 Self-Powered Hub, Ganged-Port Power Management


The TUSB2046B-Q1 can also be implemented for ganged-port power management in a self-powered configuration. The implementation is very similar to the bus-powered example with the exception that a self-powered port supplies 500 mA of current to each downstream port. The overcurrent protection can be provided by a TPS2044 quad device or a TPS2024 single power switch.

www.ti.com



#### TUSB2046B-Q1 SLLSE50A – SEPTEMBER 2010 – REVISED OCTOBER 2015

www.ti.com



- NOTES: A. TPS2044, TPS2042, and SN75240 are Texas Instruments devices. The TPS2042 can be substituted for the TPS2044. The OCn outputs of the TPS204n are open-drain. A 10-kΩ pullup is recommended.
  - B. 120 μF per hub is the minimum required per the USB specification. However, TI recommends a 100-μF, low-ESR, tantalum capacitor per port for immunity to voltage droop.
  - C. LDO is a 5-V-to-3.3-V voltage regulator.
  - D. All USB DP, DM signal pairs require series resistors of approximately 27Ω to ensure proper termination. An optional filter capacitor of about 22 pF is recommended for EMI suppression. This capacitor, if used, must be placed between the hub terminal and the series resistor, as per section 7.1.6 of the USB specification.

Figure 14. TUSB2046B-Q1 Self-Powered Hub, Ganged-Port Power-Management Application



### **10 Power Supply Recommendations**

### 10.1 TUSB2046BI-Q1 Power Supply

V<sub>CC</sub> should be implemented as a single power plane.

- The V<sub>CC</sub> pins of the TUSB2046B-Q1 supply 3.3-V power rail to the I/O of the TUSB2046B-Q1. This power rail
  can be isolated from all other power rails by a ferrite bead to reduce noise.
- All power rails require a 10-µF capacitor or 1-µF capacitors for stability and noise immunity. These bulk capacitors can be placed anywhere on the power rail. The smaller decoupling capacitors should be placed as close to the TUSB2046BI-Q1 power pins as possible with an optimal grouping of two of differing values per pin.

### 10.2 Downstream Port Power

- The downstream port power, VBUS, must be supplied by a source capable of supplying 5 V and up to 500 mA per port. Downstream port power switches can be controlled by the TUSB2046B-Q1 signals. It is also possible to leave the downstream port power always enabled.
- A large bulk low-ESR capacitor of 22 µF or larger is required on each downstream port's VBUS to limit in-rush current.
- The ferrite beads on the VBUS pins of the downstream USB port connections are recommended for both ESD and EMI reasons. A 0.1-µF capacitor on the USB connector side of the ferrite provides a low impedance path to ground for fast rise time ESD current that might have coupled onto the VBUS trace from the cable.

### 11 Layout

### 11.1 Layout Guidelines

### 11.1.1 Placement

- 1. A 0.1  $\mu$ F should be placed as close as possible on VCC power pin.
- 2. The ESD and EMI protection devices (if used) should also be placed as possible to the USB connector.
- 3. If a crystal is used, it must be placed as close as possible to the TUSB2046-Q1's XTAL1 and XTAL2 pins.
- 4. Place voltage regulators as far away as possible from the TUSB2046-Q1, the crystal, and the differential pairs.
- 5. In general, the large bulk capacitors associated with the power rail should be placed as close as possible to the voltage regulators.

#### 11.1.2 Differential Pairs

- 1. Must be designed with a differential impedance of 90  $\Omega \pm 10\%$ .
- 2. Route all differential pairs on the same layer adjacent to a solid ground plane.
- 3. Do not route differential pairs over any plane split.
- 4. Adding test points will cause impedance discontinuity and will therefore negative impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
- 5. Avoid 90 degree turns in trace. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- 6. Minimize the trace lengths of the differential pair traces. The maximum recommended trace length for USB 2.0 differential pair signals is eight inches. Longer trace lengths require very careful routing to assure proper signal integrity.
- 7. Match the etch lengths of the differential pair traces. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.



## TUSB2046B-Q1 SLLSE50A-SEPTEMBER 2010-REVISED OCTOBER 2015

### Layout Guidelines (continued)

- 8. Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure that the same via type and placement are used for both signals in a pair. Any vias used should be placed as close as possible to the TUSB2046-Q1 device.
- 9. Do not place power fuses across the differential pair traces.

### 11.1.3 Ground

TI recommends using only one board ground plane in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the TUSB2046-Q1 and any of the voltage regulators should be connected to this plane with vias. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

### 11.2 Layout Example




Figure 15. Layout Example



## **12 Device and Documentation Support**

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



16-Aug-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TUSB2046BIRHBRQ1	OBSOLETE	E VQFN	RHB	32		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB 2046BQ1	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

16-Aug-2016

#### OTHER QUALIFIED VERSIONS OF TUSB2046B-Q1 :

Catalog: TUSB2046B

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB2046BIRHBRQ1	VQFN	RHB	32	0	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com


# PACKAGE MATERIALS INFORMATION

29-Jan-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TUSB2046BIRHBRQ1	VQFN	RHB	32	0	338.1	338.1	20.6	



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- $\mathsf{D}.$  The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RHB (S-PVQFN-N32)


## PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




### NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A.

- All linear dimensions are in millimeters. This drawing is subject to change without notice. Β.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated