





**TLIN2021-Q1** SLLSF61C - DECEMBER 2019 - REVISED JUNE 2022

## TLIN2021-Q1 Automotive Fault-Protected LIN Transceiver with Inhibit and Wake

#### 1 Features

- AEC-Q100 qualified for automotive applications
- Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO 17987-4 Electrical physical layer (EPL) specification (See SLLA493)
- Compliant to SAE J2602-1 LIN Network for Vehicle Applications and SAE J2602-2 LIN Network for Vehicle Applications Conformance Test (See **SLLA493**)
- Support for 12-V and 24-V applications
- Wide input operational voltage range:
  - V<sub>SUP</sub> range from 4.5 V to 45 V
- LIN transmit data rate up to 20 kbps
- LIN receive data rate up to 100 kbps
- Operating modes:
  - Normal mode
  - Low-power standby mode
  - Low-power sleep mode
- Low-power mode wake-up support with source recognition:
  - Remote wake-up over the LIN bus
  - Local wake-up via the WAKE pin
  - Local wake-up via EN
- 5-V tolerant input-level support
- Integrated 45-kΩ LIN pull-up resistor
- Control of system-level power using the INH pin
- Power-up/down glitch-free operation on LIN bus and RXD output
- Protection features: ±60-V LIN bus fault tolerant, 42-V load dump support, IEC ESD protection, undervoltage protection on V<sub>SUP</sub> input, TXD dominant state time-out, thermal shutdown, unpowered node or ground disconnection fail-safe at system level
- Junction temperatures from -40°C to 150°C
- Available in the SOIC (8) and VSON (8) package with improved automated optical inspection (AOI) capability

## 2 Applications

- **Body Electronics and Lighting**
- Infotainment and Cluster
- Hybrid Electric Vehicles and Power Train Systems
- Passive Safety
- **Appliances**

## 3 Description

The TLIN2021-Q1 is a local interconnect network (LIN) physical layer transceiver. LIN is a low speed universal asynchronous receiver transmitter (UART) communication protocol that supports automotive invehicle networking.

The TLIN2021-Q1 transmitter supports data rates up to 20 kbps and the receiver supports data rates up to 100 kbps for faster end-of-line programming. The TLIN2021-Q1 controls the state of the LIN bus via the TXD pin and reports the state of the bus on its open-drain RXD output pin. The device has a currentlimited wave-shaping driver to reduce electromagnetic emissions (EME).


The TLIN2021-Q1 is designed to support 24-V applications with a wide input voltage operating range and also supports low-power sleep mode. The device supports wake-up from low-power mode via wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a node through the TLIN2021-Q1 INH output pin.

The TLIN2021-Q1 integrates a resistor for LIN responder applications, ESD protection, and fault protection which allow for a reduced amount of external components in the applications. The device prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TLIN2021-Q1	SOIC (D)	4.90 mm x 3.91 mm
TEIN2021-Q1	VSON (DRB)	3.00 mm x 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Commander Node Schematic



## **Table of Contents**

1 Features	1	9.1 Overview	21
2 Applications	1	9.2 Functional Block Diagram	<mark>22</mark>
3 Description	1	9.3 Feature Description	
4 Revision History	2	9.4 Device Functional Modes	
5 Description (continued)	3	10 Application and Implementation	30
6 Pin Configuration and Functions		10.1 Application Information	
7 Specifications		10.2 Typical Application	
7.1 Absolute Maximum Ratings		10.3 Power Supply Recommendations	31
7.2 ESD Ratings	6	11 Device and Documentation Support	33
7.3 Thermal Information	6	11.1 Documentation Support	33
7.4 Recommended Operating Conditions	7	11.2 Receiving Notification of Documentation	Updates 33
7.5 Power Supply Characteristics	7	11.3 Support Resources	
7.6 Electrical Characteristics		11.4 Trademarks	33
7.7 AC Switching Characteristics	10	11.5 Electrostatic Discharge Caution	33
7.8 Typical Characteristics	11	11.6 Glossary	33
8 Parameter Measurement Information 9 Detailed Description	13	12 Mechanical, Packaging, and Orderable Information	
<b>4 Revision History</b> NOTE: Page numbers for previous revision	ıs may differ f	rom page numbers in the current version.	
NOTE: Page numbers for previous revision	•	, •	Page
NOTE: Page numbers for previous revision  Changes from Revision B (May 2020) to	Revision C (	, •	
NOTE: Page numbers for previous revision  Changes from Revision B (May 2020) to  Changed all instances of legacy termino	Revision C (	June 2022) nander and responder where mentioned	
NOTE: Page numbers for previous revision  Changes from Revision B (May 2020) to  Changed all instances of legacy termino  Changes from Revision A (May 2020) to	Revision C (	June 2022) nander and responder where mentioned  May 2020)	1
NOTE: Page numbers for previous revision  Changes from Revision B (May 2020) to  Changed all instances of legacy termino  Changes from Revision A (May 2020) to  Added: (See SLLA493) to the Features	Revision C (  blogy to comm  Revision B (	June 2022) nander and responder where mentioned	Page
NOTE: Page numbers for previous revision  Changes from Revision B (May 2020) to  Changed all instances of legacy termino  Changes from Revision A (May 2020) to  Added: (See SLLA493) to the Features	Revision C ( cology to common	June 2022) nander and responder where mentioned  May 2020)  Duty Cycle Over V <sub>SUP</sub>	Page
NOTE: Page numbers for previous revision  Changes from Revision B (May 2020) to  Changed all instances of legacy termino  Changes from Revision A (May 2020) to  Added: (See SLLA493) to the Features  Added: See errata TLIN1021-Q1 and T  Changes from Revision * (December 2021)  Changed note 3 to: Results given here a Qualification Requirements - LIN. Testin EMC report available upon request. ±85	Revision C (ology to commerce Revision B (ology to commerce) Revision C (ology to commerce) Revision C (ology to commerce) Revision B (ology to commerce) R	June 2022)  nander and responder where mentioned  May 2020)  Duty Cycle Over V <sub>SUP</sub> on A (May 2020)  the SAE J2962-1 Communication Transceive by OEM approved independent 3 <sup>rd</sup> party up to the cernally during characterization	Page1 Page Page ers 0 ±35V,6
Changes from Revision B (May 2020) to  Changes from Revision B (May 2020) to  Changed all instances of legacy termino  Changes from Revision A (May 2020) to  Added: (See SLLA493) to the Features  Added: See errata TLIN1021-Q1 and T  Changes from Revision * (December 2021)  Changed note 3 to: Results given here a Qualification Requirements - LIN. Testin EMC report available upon request. ±852  Changed C <sub>LIN</sub> max value from 45pF to 223  Changed text in the WAKE section from local wake-up (LWU) function. To: The Wake-up (LWU) function.	Revision C (blogy to commerce Revision B (list	June 2022)  nander and responder where mentioned  May 2020)  Duty Cycle Over V <sub>SUP</sub> Don A (May 2020)  o the SAE J2962-1 Communication Transceive by OEM approved independent 3 <sup>rd</sup> party up to	Page

WAKE terminal is a bi-directional high-voltage reverse battery protected input To: The WAKE terminal is a bi-directional high-voltage input......27



# **5 Description (continued)**

The TLIN2021-Q1 also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection. In the event of a fault condition, the transmitter is immediately switched off and remains off until the fault condition is removed.



# **6 Pin Configuration and Functions**




Figure 6-1. D Package, 8-Pin (SOIC) (Top View)




Figure 6-2. DRB Package, 8-Pin (VSON) (Top View)

Table 6-1. Pin Functions

Table 6 11 1 III allocations						
F	PIN	TYPE	DESCRIPTION			
NAME	NO.	IIFE	DESCRIPTION			
RXD	1	Digital	LIN receive data output, open-drain			
EN	2	Digital	Sleep mode control input, integrated pull-down			
WAKE	3	High Voltage	Local wake-up input, high voltage			
TXD	4	Digital	LIN transmit data input, integrated pulled down - active low after a local wake-up event			
GND	5	GND	Ground connection			
LIN	6	Bus IO	LIN bus input/output line			
V <sub>SUP</sub>	7	Supply	High-voltage supply from the battery			
INH	8	High Voltage	Inhibit output to control system voltage regulators and supplies, high voltage			
Thermal Pad		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief			



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>SUP</sub>	Supply voltage range (ISO 17987)	-0.3	60	V
V <sub>LIN</sub>	LIN Bus input voltage (ISO 17987)	-60	60	V
V <sub>WAKE</sub>	WAKE pin input voltage	-0.3	60	V
V <sub>INH</sub>	INH pin output voltage range	-0.3	60 and V <sub>O</sub> ≤ V <sub>SUP</sub> +0.3	V
V <sub>LOGIC_INPUT</sub>	Logic input voltage	-0.3	6	V
V <sub>LOGIC_OUTPUT</sub>	Logic output voltage	-0.3	6	V
lo	Digital pin output current		8	mA
I <sub>O(INH)</sub>	Inhibit output current		4	mA
I <sub>O(WAKE)</sub>	WAKE output current due to ground shift ( $V_{WAKE} \le V_{GND}$ ) – 0.3 V thus current out of the WAKE pin must be limited		3	mA
TJ	Junction Temp	-55	165	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



### 7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM) classification level 3B:	V <sub>SUP</sub> , INH, and WAKE with respect to ground	±8000	
		Human body model (HBM) classification level 3B:	LIN with respect to ground	±10000	
		Human body model (HBM) classification level 3A:	all other pins, per AEC Q100-002 <sup>(1)</sup>	±4000	
		Charged device model (CDM) classification level C5, per AEC Q100-011	All pins	±750	
V <sub>ESD</sub>	Electrostatic discharge	LIN, V <sub>SUP</sub> , WAKE terminal to GND <sup>(2)</sup>	IEC 62228-3 per ISO 10605 Contact discharge R = 330 Ω, C = 150 pF (IEC 61000-4-2)	±8000	
		LIN terminal to GND <sup>(2)</sup>	IEC 62228-3 per ISO 10605 Indirect contact discharge R = 330 $\Omega$ , C = 150 pF (IEC 61000-4-2)	±8000	
		LIN terminal to GND <sup>(3)</sup>	SAE J2962-1 per ISO 10605 Contact discharge	±8000	
		LIN terminal to GND <sup>(3)</sup>	SAE J2962-1 per ISO 10605 Air discharge	±25000	
			IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 1	-100	
			IEC 62215-3 24 V electrical systems <sup>(4)</sup> Pulse 1	-450	V
			IEC 62228-3 per IEC 62215-3 12 V electrical systems 24 V electrical systems <sup>(4)</sup> Pulse 2	±8000 ±10000 ±4000 ±750 ±8000 ±8000 ±25000 -100	
$V_{TRAN}$	Non-synchronous transient injection	LIN, V <sub>SUP</sub> , WAKE terminal to GND <sup>(2)</sup>	IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 3a	-150	
			IEC 62215-3 24 V electrical systems <sup>(4)</sup> Pulse 3a	-225	
			IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 3b	150	
			IEC 62215-3 24 V electrical systems <sup>(4)</sup> Pulse 3b	225	
	Direct capacitor coupling	LIN terminal to GND <sup>(3)</sup>	SAE J2962-1 per ISO 7637-3 DCC - Slow transient pulse	±85	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) Results given here are specific to the IEC 62228-2 Integrated circuits EMC evaluation of transceivers Part 2: LIN transceivers. Testing performed by OEM approved independent 3<sup>rd</sup> party, EMC report available upon request.
- (3) Results given here are specific to the SAE J2962-1 Communication Transceivers Qualification Requirements LIN. Testing performed by OEM approved independent 3rd party up to ±35V, EMC report available upon request. ±85V verified internally during characterization.
- (4) Verified during characterization

### 7.3 Thermal Information

		TLI	TLIN2021	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DRB (VSON)	UNIT
		PINS	PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.3	53.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	65.4	60	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.7	25.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	17.6	1.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	68.0	25.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	9.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.4 Recommended Operating Conditions

parameters valid across -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>SUP</sub>	Supply Voltage	4.5		45	V
V <sub>LIN</sub>	LIN Bus input voltage	0		45	V
V <sub>LOGIC</sub>	Logic Pin Voltage	0		5.25	V
TJ	Operating virtual junction temperature range	-40		150	°C
T <sub>SDR</sub>	Thermal shutdown rising	160			°C
T <sub>SDF</sub>	Thermal shutdown falling			150	°C
T <sub>SD(HYS)</sub>	Thermal shutdown hysteresis		10		°C

# 7.5 Power Supply Characteristics

parameters valid across -40°C ≤ T₁ ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltag	e and Current				'	
	Operational supply voltage ISO 17987 Param 10,53	Device is operational beyond the LIN defined nominal supply voltage range. See Figure 8-1 and Figure 8-2	4.5		45	٧
$V_{SUP}$	Nominal supply voltage ISO 17987 Param 10, 53	Normal and standby modes <sup>(1)</sup> See Figure 8-1 and Figure 8-2	4.5		45	V
	130 17907 Falalli 10, 53	Sleep mode	4.5		45	V
	Supply current	Normal mode EN = $V_{CC}$ , $R_{LIN} \ge 500 \Omega$ , $C_{LIN} \le 10$ nF, INH = WAKE = $V_{SUP}$		1.8	7.5	mA
	Bus dominant	Standby mode EN = 0 V, $R_{LIN} \ge 500 \Omega$ , $C_{LIN} \le 10 nF$ , INH = WAKE = $V_{SUP}$		1	2.1	mA
ı	Supply current	Normal mode EN = $V_{CC}$ , INH = WAKE = $V_{SUP}$		400	45 45 45 1.8 7.5 1 2.1 400 850 20 55 12 20 26 4.15 4.45 4	μA
I <sub>SUP</sub>	Bus recessive	Standby mode EN = 0 V, INH = WAKE = V <sub>SUP</sub>		20		μΑ
	Supply current	$4.5 \text{ V} < \text{V}_{\text{SUP}} \le 27 \text{ V}, \text{T}_{\text{J}} = 125^{\circ}\text{C}$ EN = 0 V, LIN = WAKE = V <sub>SUP</sub> , TXD and RXD floating		12	20	μΑ
	Sleep mode	$27 \text{ V} < \text{V}_{\text{SUP}} \le 45 \text{ V}, \text{T}_{\text{J}} = 125 ^{\circ}\text{C}$ EN = 0 V, LIN = WAKE = V <sub>SUP</sub> , TXD and RXD floating			26	μA
UV <sub>SUPR</sub>	Under voltage V <sub>SUP</sub> threshold	Ramp up		4.15	4.45	V
UV <sub>SUPF</sub>	Under voltage V <sub>SUP</sub> threshold	Ramp down	3.5	4		V
U <sub>VHYS</sub>	Delta hysteresis voltage for V <sub>SUP</sub> unde	er voltage threshold		0.13		V

<sup>(1)</sup> Normal mode ramp  $V_{SUP}$  while LIN signal is a 10 kHz square wave with 50% duty cycle and 18 V swing.



### 7.6 Electrical Characteristics

parameters valid across -40°C ≤ T<sub>.1</sub> ≤ 150°C (unless otherwise noted)

V   No.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Comparison   Com	RXD Output Te	erminal					
	· ·		Based upon external pull-up to V <sub>CC</sub> <sup>(3)</sup>			0.6	V
Line   Leakage current, high-level   Lin = V <sub>aux</sub> , RXD = V <sub>CC</sub>   -5   5   μA		-		1.5			mA
TXD Input Torminal		· · · · · · · · · · · · · · · · · · ·	,			5	
Vis.   Low-level input voltage   2   Vis.   High-level input voltage   2   Vis.   Vis.   High-level input voltage   2   Vis.		<u> </u>	1301,1112 130				F** *
Virt   High-level input voltage	· ·					0.8	V
Local wake-up source recognition TXD <sup>(4)</sup>   V <sub>1</sub> = V <sub>SUP</sub> , WAKE = 0 V or V <sub>SUP</sub> , TXD = 1		<u> </u>		2		0.0	
TODIONACE   Local wake-up source recognition TXD <sup>(4)</sup>   V <sub>MP</sub> = V <sub>SUP</sub> , WAKE = 0 V or V <sub>SUP</sub> , TXD = 1   1.3   8 mA   MA   No.   N			TXD = 0 V			5	
Ninput Terminal   Ninput Terminal   Ninput Terminal   Ninput Terminal   Ninput Terminal   Ninput   Ninput Ninpu	I <sub>TXD(WAKE)</sub>		Standby mode after a local wake-up event				<u> </u>
No   No   No   No   No   No   No   No	R <sub>TXD</sub>	Internal pull-down resistor value		125	350	800	kΩ
VI <sub>IL</sub> Low-level input voltage         −0.3         0.8         V           Vi <sub>H</sub> High-level input voltage         2         5.25         V           Vi <sub>HYS</sub> Hysteresis voltage         By design and characterization         30         500         mV           In         Low-level input current         EN = 0 V         −5         5         µA           REN         Internal pull-down resistor         125         350         800         kΩ           LIN Terminal (Referenced to V <sub>Sup</sub> )         V         V         125         350         800         kΩ           VOH         LIN recessive high-level output voltage         TXD = V <sub>CC</sub> , I <sub>O</sub> = 0 mA, 4.5 ∨ ≤ V <sub>Sup</sub> = 7 V to 45 V         0.85         V <sub>Sup</sub> V <sub>Sup</sub> V <sub>Sup</sub> VOL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.2         V <sub>Sup</sub> VSup_NON-DP         V <sub>Sup</sub> where impact of recessive LIN bus < 5%		<u>'</u>					
V <sub>I+IT</sub> High-level input voltage         By design and characterization         30         500         mV           N <sub>IL</sub> Low-level input current         EN = 0 V         -5         5         µA           R <sub>EN</sub> Internal pull-down resistor         125         350         800         kC           LIN Terminal (Referenced to V <sub>Sup</sub> )         Vol.         125         350         800         kC           VOH         LIN recessive high-level output voltage         TXD = V <sub>CC</sub> . I <sub>Q</sub> = 0 mA, 4.5 ∨ ≤ V <sub>Sup</sub> ≤ 7 V         3         V <sub>Sup</sub> VOL         LIN dominant low-level output voltage         TXD = V <sub>CC</sub> . I <sub>Q</sub> = 0 mA, 4.5 ∨ ≤ V <sub>Sup</sub> ≤ 7 V         3         V <sub>Sup</sub> VoL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.85         V <sub>Sup</sub> VoL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.2         V <sub>Sup</sub> VoL         LIN dominant low-level output voltage         TXD = 0 V, 4.5 v ≤ V <sub>Sup</sub> ≤ 7 V         1.2         V           V <sub>Sup</sub> = Non., op         V <sub>Sup</sub> where impact of recessive LIN bus < 5%         TXD = 0 V, 4.5 v ≤ V <sub>Sup</sub> ≤ 7 V         -0.3         60         V           Bus (LIM)         Limiting current         TXD = 0 V, V <sub>Sup</sub> = 36 V, Sup ≤ 45 V				-0.3		0.8	V
V <sub>HYS</sub> Hysteresis voltage         By design and characterization         30         500         mV           IL         Low-level input current         EN = 0 V         −5         5         μA           REN         Internal pull-down resistor         EN = 0 V         −5         5         μA           LIN Terminal (Referenced to V <sub>Sup</sub> )         Vol.         LIN recessive high-level output voltage         TXD = V <sub>CC</sub> , I <sub>O</sub> = 0 mA, V <sub>Sup</sub> = 7 V to 45 V         0.85         V <sub>Sup</sub> VOL         LIN dominant low-level output voltage         TXD = V <sub>CC</sub> , I <sub>O</sub> = 0 mA, 4.5 V ≤ V <sub>Sup</sub> ≤ 7 V         3         V           VoL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.2         V <sub>Sup</sub> VoL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.2         V <sub>Sup</sub> VoL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.2         V <sub>Sup</sub> VoL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>Sup</sub> = 7 V to 45 V         0.0         0.2         V <sub>Sup</sub> VSUP,NON_OP         PSP Param 54         TXD = 0 V, V <sub>Sup</sub> = 36 V, R <sub>MEAS</sub> = 480 Ω,         0.0         V         0.0         0.0         V         0.0         0.0         0		<u> </u>				5.25	V
Low-level input current   EN = 0 V   -5   5   μA		0 1 0	By design and characterization				
The main pull-down resistor   125   350   800   kΩ		•	- · ·				
LIN Terminal (Referenced to V <sub>SUP</sub> )   VoH		<u>'</u>	+		350		•
VOH         LIN recessive high-level output voltage         TXD = V <sub>CC</sub> , I <sub>O</sub> = 0 mA, V <sub>SUP</sub> = 7 V to 45 V         0.85         V <sub>SUP</sub> V <sub>SUP</sub> V <sub>SUP</sub> VOH         LIN recessive high-level output voltage         TXD = V <sub>CC</sub> , I <sub>O</sub> = 0 mA, 4.5 V ≤ V <sub>SUP</sub> ≤ 7 V         3         V           VOL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>SUP</sub> = 7 V to 45 V         0.2         V <sub>SUP</sub> V <sub>SUP</sub> Novel output voltage         TXD = 0 V, V <sub>SUP</sub> > 7 V         1.2         V           VSUP_NON_OP         UN dominant low-level output voltage         TXD = 0 V, V <sub>SUP</sub> > 5 V ≤ V <sub>SUP</sub> ≤ 7 V         1.2         V           VSUP_NON_OP         UN dominant low-level output voltage         TXD = 0 V, V <sub>SUP</sub> > 5 V ≤ V <sub>SUP</sub> ≤ 7 V         1.2         V           VSUP_NON_OP         ISO 17987 Param 54/56         TXD = 0 V, V <sub>SUP</sub> = 5 V V to 60 V         -0.3         60         V           IBUS_INO_BOT         Limiting current ISO 17987 Param 57         TXD = 0 V, V <sub>SUP</sub> = 36 V, R <sub>SUBSom</sub> < 10.224 V		<u>'</u>				555	
VOH         LIN recessive high-level output voltage         TXD = V <sub>CC</sub> , I <sub>O</sub> = 0 mA, 4.5 V ≤ V <sub>SUP</sub> ≤ 7 V         3         V           VOL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>SUP</sub> = 7 V to 45 V         0.2         V <sub>SUP</sub> V <sub>SUP</sub> vwhere impact of recessive LIN bus < 5%         TXD = 0 V, V <sub>SUP</sub> × V to 60 V         -0.3         60         V           VSUP_NON_OP ISO 17987 Param 54/56         TXD = 0 V, V <sub>IN</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 36 V, R <sub>NEAS</sub> = 480 Ω, V <sub>SUP</sub> = 24 V Serigure 8-6         75         120         300         mA           Bus_PAS_ex         Receiver leakage current, dominant ISO 17987 Param 59         Driver offirecessive, LIN = 0 V, V <sub>SUP</sub> , 4.5 V Serigure 8-7         20         µA           Bus_PAS_ex         Receiver leakage current, recessive ISO 17987 Param 59         Driver offirecessive, LIN = V <sub>SUP</sub> , 4.5 V Serigure 8-8         20         µA           Bus_PAS_ex         Receiver leakage current, loss of ground ISO 17987 Param 60         GND = V <sub>SUP</sub> = 27 V, 0 V S V <sub>LIN</sub> ≤ 36 V Serigure 8-8         -5         5         µA           Bus_NO_GND         Leakage current, loss of ground ISO 17987 Param 61         GND = V <sub>SUP</sub> = 27 V, 0 V S V <sub>LIN</sub> ≤ 36 V Serigure 8-3         -1.5         1.5         mA           Bus_NO_BAT		1	TXD = V <sub>20</sub> I <sub>0</sub> = 0 mA V <sub>20</sub> = 7 V to 45 V	0.85			Voun
VOL         LIN dominant low-level output voltage         TXD = 0 V, V <sub>SUP</sub> = 7 V to 45 V         0.2         V <sub>SUP</sub> V <sub>SUP</sub> = 7 V to 45 V         0.2         V <sub>SUP</sub> V <sub>SUP</sub> = 7 V to 45 V         0.2         V <sub>SUP</sub> V <sub>SUP</sub> = 7 V to 45 V         0.2         V <sub>SUP</sub> V <sub>SUP</sub> = 7 V to 45 V         1.2         V           Vol.         LIN dominant low-level output voltage in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 5% in the standard of recessive LIN bus < 70 V <sub>SUP</sub> = 36 V, V <sub>SUP</sub> = 48 V <sub>SUP</sub> = 48 V <sub>SUP</sub> = 36 V, V <sub>SUP</sub> = 24 V v <sub>SUP</sub> = 36 V, V <sub>SUP</sub> = 24 V v <sub>SUP</sub> = 24 V v <sub>SUP</sub> = 24 V v <sub>SUP</sub> = 26 V <sub>SUP</sub> = 27 V <sub>SUP</sub> = 27 V <sub>SUP</sub> = 24 V v <sub>SUP</sub> = 25 v <sub>SUP</sub> = 27 v <sub>SUP</sub>							
VOL         LIN dominant low-level output voltage         TXD = 0 V, 4.5 V ≤ V <sub>SUP</sub> ≤ 7 V         1.2         V           VSuP_NON_OP         Vsup where impact of recessive LIN bus < 5% ISO 17987 Param 54/56         TXD & RXD open LIN = 4.5 V to 60 V         −0.3         60         V           IsuS(LIM)         Limiting current ISO 17987 Param 57         TXD = 0 V, V <sub>I,N</sub> = 36 V, R <sub>MEAS</sub> = 480 Ω, V <sub>SUP</sub> = 38 V, V <sub>SUSOM</sub> < 10.224 V         75         120         300         mA           IsuS_PAS_dom         Receiver leakage current, dominant ISO 17987 Param 58         Driver off/recessive, LIN = 0 V, V <sub>SUP</sub> = 24 V         −1         mA           IsuS_PAS_rec1         Receiver leakage current, recessive ISO 17987 Param 59         Driver off/recessive, LIN ≥ V <sub>SUP</sub> , 4.5 V ≤ V <sub>SUP</sub> = 45 V         20         µA           IsuS_PAS_rec2         Receiver leakage current, recessive ISO 17987 Param 59         See Figure 8-8         −5         5         µA           IsuS_NO_GND         Leakage current, loss of ground ISO 17987 Param 60         GND = V <sub>SUP</sub> = 27 V, 0 V ≤ V <sub>LIN</sub> ≤ 36 V         5         µA           IsuS_NO_BAT         Leakage current, loss of supply ISO 17987 Param 61         See Figure 8-9         −1.5         1.5         mA           VBUSdom         Low-level input voltage ISO 17987 Param 62         LiN dominant (including LIN dominant for wake up) See Figure 8-3 and Figure 8-4         0.6         V <sub>SUF</sub>			11.			0.2	
VSUP_NON_OP   VSUP_where impact of recessive LIN bus < 5%   TXD & RXD open LIN = 4.5 V to 60 V   -0.3   60   V							
Sus_No_ond    SiO 17987 Param 54/56   ND & RAD Open Line 4.3 V to 60 V   -0.3   60 V   V   V   V   V   V   V   V   V   V	v OL		17D - 0 V, 4.3 V 3 V <sub>SUP</sub> 3 / V			1.2	v
Bus_PAS_dom   Receiver leakage current, dominant   So 17987 Param 57   Soe Figure 8-7   Soe Figure 8-8   Soe Figure 8-9	V <sub>SUP_NON_OP</sub>		·	-0.3		60	V
Bus_PAs_dom   ISO 17987 Param 58   See Figure 8-7   The standard param 58   See Figure 8-7   The standard param 59	I <sub>BUS(LIM)</sub>		V <sub>SUP</sub> = 36 V, V <sub>BUSdom</sub> < 10.224 V	75	120	300	mA
Reus_PAs_rect   Receiver leakage current, recessive   So 17987 Param 59   Vsup ≤ 45 V   See Figure 8-8   Driver off/recessive, LIN = Vsup   See Figure 8-8   See Figure 8-9   See Figure 8-3 and Figure 8-4   See Figure 8-3	I <sub>BUS_PAS_dom</sub>			-1			mA
BUS_PAS_rec2   ISO 17987 Param 59   See Figure 8-8   -3   5   μA     BUS_NO_GND   Leakage current, loss of ground ISO 17987 Param 60   See Figure 8-9   -1.5   1.5   mA     BUS_NO_BAT   Leakage current, loss of supply ISO 17987 Param 61   Vaup = GND, 0 V ≤ V <sub>LIN</sub> ≤ 36 V See Figure 8-9   5   μA     VBUSdom   Low-level input voltage ISO 17987 Param 62   LIN dominant (including LIN dominant for wake up) See Figure 8-3 and Figure 8-4   0.6   Vsup     VBUSrec   High-level input voltage ISO 17987 Param 63   See Figure 8-3 and Figure 8-4   0.6   Vsup     VBUS_CNT   Receiver center threshold ISO 17987 Param 64   VBUS_CNT = (VBUS_rec + VBUS_dom)/2 See Figure 8-3 and Figure 8-4   0.475   0.5   0.525   Vsup     VHYS   Hysteresis voltage ISO 17987 Param 65   VHYS = VBUS_rec - VBUS_dom   See Figure 8-3 and Figure 8-4   0.475   0.5   0.525   Vsup     VHYS   Serial diode LIN termination pull-up path   Iserial_DIODE   Serial diode LIN termination pull-up path   Iserial_DIODE   10 μA   0.4   0.7   1.0   V     RResponder   Pull-up resistor to V <sub>SUP</sub>   Sleep mode   Vsup = 27 V, LIN = GND   -20   -1.5   μA     Lakage current, loss of ground   GND = -20   -1.5   μA     See Figure 8-3 and Figure 8-4   0.6   0.4   0.7   0.5   0.525	I <sub>BUS_PAS_rec1</sub>	9	V <sub>SUP</sub> ≤ 45 V			20	μΑ
See Figure 8-9   See Figure 8-3 and Figure 8-4	I <sub>BUS_PAS_rec2</sub>			-5		5	μΑ
See Figure 8-9   See Figure 8-3 and Figure 8-4   See Figure 8-3 an	I <sub>BUS_NO_GND</sub>			-1.5		1.5	mA
VBUSdomLow-level input Voltage ISO 17987 Param 62wake up) See Figure 8-3 and Figure 8-40.4VSUFVBUSrecHigh-level input voltage ISO 17987 Param 63Lin recessive See Figure 8-3 and Figure 8-40.6VSUFVBUS_CNTReceiver center threshold ISO 17987 Param 64VBUS_CNT = (VBUSrec + VBUSdom)/2 See Figure 8-3 and Figure 8-40.4750.50.525VHYSHysteresis voltage ISO 17987 Param 65VHYS = VBUSrec - VBUSdom See Figure 8-3 and Figure 8-40.175VSUFVSERIAL_DIODESerial diode LIN termination pull-up pathISERIAL_DIODE = 10 μA0.40.71.0VRResponderPull-up resistor to VSUPNormal and standby modes204560kΩRSLEEPPull-up current source to VSUP sleep modeVSUP = 27 V, LIN = GND-20-1.5μA	I <sub>BUS_NO_BAT</sub>					5	μA
VBUSrecISO 17987 Param 63See Figure 8-3 and Figure 8-40.6VSUFVBUS_CNTReceiver center threshold ISO 17987 Param 64 $V_{BUS_CNT} = (V_{BUSrec} + V_{BUSdom})/2$ See Figure 8-3 and Figure 8-40.4750.50.525 $V_{SUF}$ VHYSHysteresis voltage ISO 17987 Param 65 $V_{HYS} = V_{BUSrec} - V_{BUSdom}$ See Figure 8-3 and Figure 8-40.175 $V_{SUF}$ VSERIAL_DIODESerial diode LIN termination pull-up path $I_{SERIAL_DIODE} = 10 \mu A$ 0.40.71.0 $V_{SUF}$ ResponderPull-up resistor to $V_{SUP}$ Normal and standby modes204560 $k\Omega$ RSLEEPPull-up current source to $V_{SUP}$ sleep mode $V_{SUP} = 27 V$ , LIN = GND-20-1.5 $\mu A$	$V_{BUSdom}$		wake up)			0.4	$V_{SUP}$
VBUS_CNT       ISO 17987 Param 64       See Figure 8-3 and Figure 8-4       0.475       0.5       0.525       VSUF         VHYS       Hysteresis voltage ISO 17987 Param 65       VHYS = VBUSICC - VBUSICM       0.175       VSUF         VSERIAL_DIODE       Serial diode LIN termination pull-up path       ISERIAL_DIODE = 10 μA       0.4       0.7       1.0       V         Responder       Pull-up resistor to VSUP       Normal and standby modes       20       45       60       kΩ         RSLEEP       Pull-up current source to VSUP sleep mode       VSUP = 27 V, LIN = GND       -20       -1.5       μA	V <sub>BUSrec</sub>			0.6			V <sub>SUP</sub>
VHYS     ISO 17987 Param 65     See Figure 8-3 and Figure 8-4     0.175     VSUF       VSERIAL_DIODE     Serial diode LIN termination pull-up path $I_{SERIAL_DIODE} = 10 \mu A$ 0.4     0.7     1.0     V       RResponder     Pull-up resistor to V <sub>SUP</sub> Normal and standby modes     20     45     60     kΩ       RSLEEP     Pull-up current source to V <sub>SUP</sub> sleep mode     V <sub>SUP</sub> = 27 V, LIN = GND     -20     -1.5     μA	V <sub>BUS_CNT</sub>			0.475	0.5	0.525	V <sub>SUP</sub>
R <sub>Responder</sub> Pull-up resistor to V <sub>SUP</sub> Normal and standby modes 20 45 60 kΩ $^{\circ}$ R <sub>SLEEP</sub> Pull-up current source to V <sub>SUP</sub> sleep mode $^{\circ}$ V <sub>SUP</sub> = 27 V, LIN = GND $^{\circ}$ -20 $^{\circ}$ -1.5 μA	V <sub>HYS</sub>					0.175	V <sub>SUP</sub>
R <sub>Responder</sub> Pull-up resistor to V <sub>SUP</sub> Normal and standby modes 20 45 60 kΩ R <sub>SLEEP</sub> Pull-up current source to V <sub>SUP</sub> sleep mode $V_{SUP} = 27 \text{ V, LIN} = \text{GND}$ -20 -1.5 μA	V <sub>SERIAL_DIODE</sub>	Serial diode LIN termination pull-up path	I <sub>SERIAL_DIODE</sub> = 10 μA	0.4	0.7	1.0	V
Pull-up current source to $V_{SUP}$ sleep mode $V_{SUP} = 27 \text{ V}$ , LIN = GND $-20$ $-1.5$ $\mu$ A	R <sub>Responder</sub>	Pull-up resistor to V <sub>SUP</sub>	Normal and standby modes	20	45	60	kΩ
C <sub>LIN</sub> Capacitance of the LIN pin 25 pF	I <sub>RSLEEP</sub>	Pull-up current source to V <sub>SUP</sub> sleep mode	V <sub>SUP</sub> = 27 V, LIN = GND	-20		-1.5	μA
	C <sub>LIN</sub>	Capacitance of the LIN pin	•			25	pF

## 7.6 Electrical Characteristics (continued)

parameters valid across -40°C ≤ T<sub>+</sub> ≤ 150°C (unless otherwise noted)

	s valid across -40°C $\leq$ T <sub>J</sub> $\leq$ 150°C (unless of parameter	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{H}$	High level voltage drop INH with respect to V <sub>SUP</sub>	I <sub>INH</sub> = - 0.5 mA		0.5	1	V
I <sub>LKG(INH)</sub>	Leakage current sleep mode	INH = 0 V	-0.5		0.5	μA
WAKE Inpu						•
V <sub>IH</sub>	High-level input voltage	Standby and sleep mode	V <sub>SUP</sub> – 1.8			V
V <sub>IL</sub>	Low-level input voltage	Standby and sleep mode			V <sub>SUP</sub> – 3.85	V
I <sub>IH</sub>	High-level input leakage current	WAKE = V <sub>SUP</sub> - 1 V	-25	-12.5		μA
I <sub>IL</sub>	Ligh-level input leakage current	WAKE = 1 V		15	25	μA
t <sub>WAKE</sub>	WAKE hold time	Wake up time from sleep mode	5		50	μs
Duty Cycle	Characteristics <sup>(5)</sup>					
D1 <sub>12V</sub>	Duty Cycle 1 ISO 17987 Param 27 <sup>(1)</sup>	$ \begin{array}{l} TH_{REC(MAX)} = 0.744 \text{ x V}_{SUP}, \\ TH_{DOM(MAX)} = 0.581 \text{ x V}_{SUP}, \\ V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 50 \text{ µs (20 kbps)}, \\ D1 = t_{BUS\_rec(min)}/(2 \text{ x } t_{BIT}) \\ See Figure 8-10 \text{ and Figure 8-11} \end{array} $	0.396			
D1 <sub>12V</sub>	Duty Cycle 1	$\begin{split} & TH_{REC(MAX)} = 0.625 \text{ x V}_{SUP}, \\ & TH_{DOM(MAX)} = 0.581 \text{ x V}_{SUP}, \\ & V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 50  \mu\text{s (20 kbps)}, \\ & D1 = t_{BUS\_rec(min)}/(2 \text{ x t}_{BIT}) \\ & See Figure 8-10 \text{ and Figure 8-11} \end{split}$	0.396			
D2 <sub>12V</sub>	Duty Cycle 2 ISO 17987 Param 28	$\begin{split} & TH_{REC(MIN)} = 0.422 \text{ x V}_{SUP}, \\ & TH_{DOM(MIN)} = 0.284 \text{ x V}_{SUP}, \\ & V_{SUP} = 4.5 \text{ V to 18 V, t}_{BIT} = 50 \text{ µs (20 kbps)}, \\ & D2 = t_{BUS\_rec(MAX)}/(2 \text{ x t}_{BIT}) \\ & See Figure 8-10 \text{ and Figure 8-11} \end{split}$			0.581	
D3 <sub>12V</sub>	Duty Cycle 3 ISO 17987 Param 29 <sup>(2)</sup>	$ \begin{aligned} & TH_{REC(MAX)} = 0.778 \text{ x V}_{SUP}, \\ & TH_{DOM(MAX)} = 0.616 \text{ x V}_{SUP}, \\ & V_{SUP} = 7 \text{ V to } 18 \text{ V, t}_{BIT} = 96  \mu \text{s } (10.4 \text{ kbps}), \\ & D3 = t_{BUS\_rec(min)}/(2 \text{ x t}_{BIT}) \\ & See Figure 8-10 \text{ and Figure 8-11} \end{aligned} $	0.417			
D3 <sub>12V</sub>	Duty Cycle 3	$ \begin{array}{l} TH_{REC(MAX)} = 0.645 \text{ x V}_{SUP}, TH_{DOM(MAX)} = \\ 0.616 \text{ x V}_{SUP}, V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 96 \\ \mu \text{s } (10.4 \text{ kbps}), \\ D3 = t_{BUS\_rec(min)}/(2 \text{ x t}_{BIT}) \\ \text{See Figure 8-10 and Figure 8-11} \end{array} $	0.417			
D4 <sub>12V</sub>	Duty Cycle 4 ISO 17987 Param 30	$\begin{aligned} & TH_{REC(MIN)} = 0.389 \text{ x V}_{SUP}, \\ & TH_{DOM(MIN)} = 0.251 \text{ x V}_{SUP}, \\ & V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 96  \mu \text{s } (10.4 \text{ kbps}), \\ & D4 = t_{BUS\_rec(MAX)}/(2 \text{ x } t_{BIT}) \\ & See Figure 8-10 \text{ and Figure } 8-11 \end{aligned}$			0.59	
D4 <sub>12V</sub>	Duty Cycle 4	$\begin{split} & TH_{REC(MIN)} = 0.422 \text{ x V}_{SUP}, \\ & TH_{DOM(MIN)} = 0.284 \text{ x V}_{SUP}, \\ & V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 96  \mu\text{s (10.4 kbps)}, \\ & D4 = t_{BUS\_rec(MAX)}/(2 \text{ x t}_{BIT}) \\ & See Figure 8-10 \text{ and Figure 8-11} \end{split}$			0.59	
D1 <sub>24V</sub>	Duty Cycle 1 ISO 17987 Param 72	$ \begin{array}{l} TH_{REC(MAX)} = 0.710 \text{ x V}_{SUP}, \\ TH_{DOM(MAX)} = 0.554 \text{ x V}_{SUP}, \\ V_{SUP} = 15 \text{ V to } 36 \text{ V, t}_{BIT} = 50  \mu\text{s, D1} = \\ t_{BUS\_rec(MIN)}/(2 \text{ x tBIT}) \\ See Figure 8-12 \text{ and Figure 8-13} \end{array} $	0.330			
D2 <sub>24V</sub>	Duty Cycle 2 ISO 17987 Param 73	$TH_{REC(MIN)} = 0.446 \times V_{SUP}, \\ TH_{DOM(MIN)} = 0.302 \times V_{SUP}, \\ V_{SUP} = 15.6 \text{ V to } 36 \text{ V, t}_{BIT} = 50  \mu\text{s, D2} = \\ t_{BUS\_rec(MAX)}/(2 \times tBIT) \\ See Figure 8-12 and Figure 8-13$			0.642	
D3 <sub>24V</sub>	Duty Cycle 3 ISO 17987 Param 74	$TH_{REC(MAX)} = 0.744 \text{ x V}_{SUP}, \\ TH_{DOM(MAX)} = 0.581 \text{ x V}_{SUP}, \\ V_{SUP} = 7 \text{ V to } 36 \text{ V, t}_{BIT} = 96 \text{ µs, D3} = \\ t_{BUS \text{ rec(min)/(2 x tBIT)}} \\ See Figure 8-12 \text{ and Figure 8-13}$	0.386			

### 7.6 Electrical Characteristics (continued)

parameters valid across -40°C ≤ T<sub>J</sub> ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D3 <sub>24V</sub>	Duty Cycle 3	$TH_{REC(MAX)} = 0.645 \text{ x } V_{SUP}, \\ TH_{DOM(MAX)} = 0.581 \text{ x } V_{SUP}, \\ V_{SUP} = 4.5 \text{ V to 7 V, } t_{BIT} = 96  \mu \text{s, D3} = \\ t_{BUS\_rec(min)/(2 \text{ x } tBIT)} \\ See Figure 8-12 \text{ and Figure 8-13} \\$	0.386			
D4 <sub>24V</sub>	Duty Cycle 4 ISO 17987 Param 75	$ \begin{aligned} & TH_{REC(MIN)} = 0.422 \text{ x V}_{SUP}, \\ & TH_{DOM(MIN)} = 0.284 \text{ x V}_{SUP}, \\ & V_{SUP} = 4.5 \text{ V to } 36 \text{ V, t}_{BIT} = 96  \mu\text{s, D4} = \\ & t_{BUS\_rec(MAX)} / (2 \text{ x t}_{BIT}) \\ & See Figure 8-12 \text{ and Figure 8-13} \end{aligned} $			0.591	

- (1)
- Duty cycle LIN driver bus load conditions ( $C_{LINBUS}$ ): Load1 = 1 nF; 1 k $\Omega$  / Load2 = 6.8 nF; 660  $\Omega$  / Load3 = 10 nF; 500  $\Omega$ . Duty cycles 3 and 4 are defined for 10.4-kbps operation. The TLIN2029 meets these lower data rate requirements while it is also capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAE J2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAE J2602 specification.
- (3) RXD uses open drain output structure therefore V<sub>OL</sub> level is based upon microcontroller supply voltage.
- (4) Open drain-drive
- (5) See errata TLIN1021-Q1 and TLIN2021-Q1 Duty Cycle Over V<sub>SUP</sub>

## 7.7 AC Switching Characteristics


parameters valid across -40°C ≤ T₁ ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switch	ing Characteristics				•	
t <sub>rx_pdr</sub>	Receiver rising propagation delay time ISO 17987 Param 31	$R_{RXD} = 2.4 \text{ k}\Omega, C_{RXD} = 20 \text{ pF}$			6	μs
t <sub>rx_pdf</sub>	Receiver falling propagation delay time ISO 17987 Param 31	See Figure 8-12 and Figure 8-13			6	μs
t <sub>rs_sym</sub>	Symmetry of receiver propagation delay time Receiver rising propagation delay time ISO 17987 Param 32	Rising edge with respect to falling edge $t_{r_X\_sym} = t_{r_X\_pdf} - t_{r_X\_pdr},$ $R_{RXD} = 2.4 \text{ k}\Omega, C_{RXD} = 20 \text{ pF}$ See Figure 8-12 and Figure 8-13	-2		2	μs
t <sub>LINBUS</sub>	Minimum dominant time on LIN bus for wake-up	See Figure 8-16, Figure 9-2 and Figure 9-3	25	65	150	μs
t <sub>CLEAR</sub>	Time to clear false wake-up prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 9-3	8	25	50	μs
t <sub>MODE_CHANGE</sub>	Mode change delay time	Time to change from normal mode to sleep mode through EN pin See Figure 8-14	2		15	μs
t <sub>NOMINT</sub>	Normal mode initialization time <sup>(1)</sup>	Time for normal mode to initialize and data on RXD pin to be valid, includes $t_{MODE\_CHANGE}$ for standby to normal mode. See Figure 8-14			45	μs
t <sub>PWR</sub>	Power-up time	Time it takes for valid data on RXD upon power-up			1.5	ms
t <sub>TXD_DTO</sub>	Dominant state time out		20	50	80	ms

The transition time from sleep mode to normal mode includes both t<sub>MODE CHANGE</sub> and t<sub>NOMINT</sub>.


Submit Document Feedback

## 7.8 Typical Characteristics






# 7.8 Typical Characteristics (continued)



### **8 Parameter Measurement Information**



Copyright © 2019, Texas Instruments Incorporated

Figure 8-1. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10




Figure 8-2. RX Response: Operating Voltage Range




Figure 8-3. LIN Bus Input Signal






Figure 8-4. LIN Receiver Test with RX access Param 17, 18, 19, 20




Figure 8-5. V<sub>SUP NON OP</sub> Param 11 54/56







Figure 8-6. Test Circuit for  $I_{BUS\_LIM}$  at Dominant State (Driver on) Param 12



Copyright © 2019, Texas Instruments Incorporated

Figure 8-7. Test Circuit for  $I_{BUS\_PAS\_dom}$ ; TXD = Recessive State  $V_{BUS}$  = 0 V, Param 13






Figure 8-8. Test Circuit for  $I_{BUS\_PAS\_rec}$  Param 14




Figure 8-9. Test Circuit for I<sub>BUS\_NO\_GND</sub> Loss of GND






Figure 8-10. Test Circuit Slope Control and Duty Cycle Param 27, 28, 29, 30, 72, 73, 74, 75




Figure 8-11. Definition of Bus Timing Parameters






Figure 8-12. Propagation Delay Test Circuit; Param 31, 32




Figure 8-13. Propagation Delay




Figure 8-14. Mode Transitions




Figure 8-15. Wake-up Through EN






Figure 8-16. Wake-up through LIN

## 9 Detailed Description

### 9.1 Overview

The TLIN2021-Q1 is a local interconnect network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, SAE J2602-1, SAE J2602-2, ISO 17987–4, and ISO 17987–7 standards. LIN is a low-speed universal asynchronous receiver transmitter (UART) communication protocol focused on automotive in-vehicle networking.


The TLIN2021-Q1 transmitter supports data rates from 2.4 kbps to 20 kbps and the receiver supports data rates up to 100 kbps for end-of-line programming. The TLIN2021-Q1 controls the state of the LIN bus via the TXD pin and reports the state of the bus via its open-drain RXD output pin. The LIN protocol data stream on the TXD input is converted by the TLIN2021-Q1 into a LIN bus signal using an optimized electromagnetic emissions current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microcontroller through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the transceivers internal pull-up resistor (45 k $\Omega$ ) and a series diode. No external pull-up components are required for responder applications. Commander applications require an external pull-up resistor (1 k $\Omega$ ) plus a series diode per the LIN specification.

The TLIN2021-Q1 is designed to support 24 V applications with a wide input voltage operating range and also supports low-power sleep mode. The device supports wake-up from low-power mode via wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a node through the TLIN2021-Q1 INH output pin.

The TLIN2021-Q1 integrates ESD protection and fault protection which allow for a reduction in the required external components in the applications. The device prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection.

The TLIN2021-Q1 also include undervoltage detection, temperature shutdown protection, and loss-of-ground protection. In the event of a fault condition, the transmitter is immediately switched off and remains off until the fault condition is removed.

### 9.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

#### 9.3 Feature Description

#### 9.3.1 LIN

This high voltage input/output pin is the single-wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 60 V. Reverse currents from the LIN to supply  $(V_{SUP})$  are minimized with blocking diodes, even in the event of a ground shift or loss of supply  $(V_{SUP})$ .

#### 9.3.1.1 LIN Transmitter Characteristics

The LIN transmitter has thresholds and AC switching parameters according to the LIN specification. The transmitter is a low side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to  $V_{SUP}$ , so no external pull-up components are required for LIN responder applications. An external pull-up resistor and series diode to  $V_{SUP}$  must be added when the device is used for in a commander application per the LIN specification.

#### 9.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates, > 100 kbps, than supported by LIN or SAEJ2602 specifications. This allows the TLIN2021-Q1 to be used for high-speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

#### 9.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to  $V_{SUP}$ , so no external pull-up components are required for the LIN responder applications. An external pull-up resistor (1 k $\Omega$ ) and a series diode to  $V_{SUP}$  must be added when the device is used for commander node applications as per the LIN specification.

Figure 9-1 shows a Commander Node configuration and how the voltage levels are defined




Figure 9-1. Commander Node Configuration with Voltage Levels

#### 9.3.2 TXD

TXD is the interface to the MCU LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground) and when TXD is high the LIN output is recessive (near  $V_{SUP}$ ), see Figure 9-1.

The TXD input structure is compatible with 3.3 V and 5 V microcontrollers and integrates a weak pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timer-out timer. When a change of state on the WAKE pin initiates a local wake-up event, the TXD pin is pulled hard to ground indicating a local wake-up event. The hard pull to ground is released upon the rising edge on the EN pin. If an external pull-up resistor is added to the TXD pin to the microcontollers IO voltage then TXD is pulled high to indicate a remote wake-up event.

#### 9.3.3 RXD

RXD is the interface to the MCU's LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near  $V_{SUP}$ ) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V microcontrollers. If the microcontrollers RXD pin does not have an integrated pull-up, an external pull-up resistor to the microcontrollers IO supply voltage is required. In standby mode, the RXD pin is driven low to indicate a wake-up request.

### 9.3.4 V<sub>SUP</sub>

V<sub>SUP</sub> is the power supply pin. V<sub>SUP</sub> is connected to the battery through an external reverse-blocking diode, see Figure 9-1. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

#### 9.3.5 GND

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the  $V_{SUP}$  below the minimum operating voltage. If there is a loss of ground at the ECU level,

the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

#### 9.3.6 EN

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake-up. EN has an internal pull-down resistor to ensure the device remains in low power mode even if EN floats.

#### 9.3.7 WAKE

The WAKE pin is a high-voltage input used for the local wake-up (LWU) function. This function is explained further in Section 9.4.4.1 section. The pin is defaulted to bidirectional edge trigger, meaning it recognizes a local wake-up (LWU) on a rising or falling edge of WAKE pin transition.

#### 9.3.8 INH

The TLIN2021-Q1 inhibit, INH, output pin can be used to control the enable of system power-management devices allowing for a significant reduction in battery quiescent current consumption while the application is in sleep mode. The INH pin has two states: driven high and high impedance. When the INH pin is driven high, the terminal shows  $V_{SUP}$  minus a diode voltage drop. In the high impedance state the output is left floating. The INH pin is high in the normal and standby modes and is low when in sleep mode. A 100 k $\Omega$  load can be added to the INH output to ensure a fast transition time from the driven high state to the low state and to also force the pin low when left floating.

The INH terminal should be considered a high-voltage logic terminal and not a power output. Thus should be used to drive the EN terminal of the systems power-management device and not used as a switch for the power-management supply itself. This terminal is not reverse battery protected and thus should not be connected outside the system module.

### 9.3.9 Local Faults

The TLIN2021-Q1 has several protection features that are described as follows.

#### 9.3.10 TXD Dominant Time-Out (DTO)

While the LIN driver is in active mode a TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time-out period  $t_{TXD\_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time-out constant of the circuit,  $t_{TXD\_DTO}$ , expires the LIN driver is disabled releasing the bus line to the recessive level. This keeps the bus free for communication between other nodes on the network. The LIN driver is re-activated on the next dominant to recessive transition on the TXD terminal, thus clearing the dominant time-out. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, and the LIN receiver and RXD terminal remain active reflecting the LIN bus data.

The TXD pin has an internal pull-down to ensure the device fails to a known state if TXD is disconnected. If EN pin is high at power-up, the TLIN2021-Q1 enters normal mode. With the internal TXD connected low, the DTO timer starts. To avoid a  $t_{TXD\_DTO}$  fault, a recessive signal should be put onto the TXD pin before the  $t_{TXD\_DTO}$  timer expires, or the device should be into sleep mode by connecting EN pin low.

#### 9.3.11 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The TLIN2021-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus clears the bus stuck dominant fault, preventing excessive current use, see Figure 9-2 and Figure 9-3.




Figure 9-2. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wake-up




Figure 9-3. Bus Fault: Entering Sleep Mode With Bus Stuck Dominant Fault, Clearing, and Wake-up

#### 9.3.12 Thermal Shutdown

The TLIN2021-Q1 transmitter is protected by limiting the current. If the junction temperature,  $T_J$ , of the device exceeds the thermal shutdown threshold,  $T_J > T_{SDR}$ , the device puts the LIN transmitter into the recessive state. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, the LIN receiver and RXD terminal remain active reflecting the LIN bus data.

### 9.3.13 Under Voltage on V<sub>SUP</sub>

The TLIN2021-Q1 contains a power on reset circuit to avoid false bus messages during under voltage conditions when  $V_{SUP}$  is less than  $UV_{SUP}$ .

#### 9.3.14 Unpowered Device

In automotive applications, some LIN nodes in a system can be unpowered, ignition supplied, while others in the network remains powered by the battery. The TLIN2021-Q1 has extremely low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.

#### 9.4 Device Functional Modes

The TLIN2021-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections describe these modes and how the device transitions between the different modes. Figure 9-4 graphically shows the relationship while Table 9-1 shows the state of pins.


Table 9-1. Operating Modes

MODE	EN	TXD	RXD	INH	LIN BUS TERMINATION	TRANSMITTE R	COMMENT
Sleep	Low	Weak pull-down	Floating	Floating	Weak current pull-up	Off	



Table 9-1. Operating Modes (continued)

MODE	EN	TXD	RXD	INH	LIN BUS TERMINATION	TRANSMITTE R	COMMENT
Standby	Low	weak pull-down if LIN bus wake- up; Strong pull-down if a local wake-up event (WAKE pin)	Low	High	45 kΩ	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	High: recessive state Low: dominant state	LIN Bus Data	High	45 kΩ	On	LIN transmission up to 20 kbps



Copyright © 2019, Texas Instruments Incorporated

Figure 9-4. Operating State Diagram

### 9.4.1 Normal Mode

The EN pin controls the mode of the device. If the EN pin is high at power-up the device powers-up in normal mode, if the EN is low at power-up the device powers-up in standby mode. In normal mode the receiver and transmitter fully operational. The LIN transmitter transmits data from the LIN controller to the LIN bus up to the LIN specified maximum data rate of 20 kbps. The LIN receiver detects the data stream on the LIN bus up to data rates of 100 kbps and outputs the data on RXD output for the LIN controller. Upon an EN pin transition from low to high the TLIN2021-Q1 transitions from sleep mode to normal mode in t  $\geq$  t<sub>NOMINT</sub>.

#### 9.4.2 Sleep Mode

Sleep mode is the lowest power mode of the TLIN2021-Q1 and is only entered from normal mode when the EN pin transitions from high to low for  $t > t_{MODE\_CHANGE}$ . In sleep mode, the LIN driver and receiver are switched off, the LIN bus is weakly pulled up, an the transceiver cannot send or receive data. The INH pin is switched to a floating output in sleep mode causing any system power elements controlled by the INH pin to be switched off thus reducing the system power consumption. While the device is in sleep mode, the following conditions exist:

 The LIN bus driver is disabled and the internal LIN bus termination is switched off to minimize power loss if LIN is short circuited to ground.

Submit Document Feedback

www.ti.com

- A weak current pull-up is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input, WAKE pin and LIN wake-up receiver are active.

The TLIN2021-Q1 supports three methods for wake-up from sleep mode:

- · Wake-up over the LIN bus via the LIN wake-up receiver.
- Local wake-up via the WAKE pin.
- Local wake-up via the EN pin. The EN pin must be set high for t > t<sub>NOMINT</sub> in order for the device to wake-up.

### 9.4.3 Standby Mode

Standby mode is entered whenever a wake-up event occurs through LIN bus or the WAKE pin while the device is in sleep mode. In standby mode, the LIN bus responder termination circuit, 45 k $\Omega$ , is on. When a wake-up event occurs and the TLIN2021-Q1 enters standby mode the RXD pin is driven low signaling the wake-up event to the LIN controller.

The TLIN2021-Q1 exits standby mode and transitions to normal mode when the EN pin is set high for longer than t<sub>MODE\_CHANGE</sub> where the normal LIN transmitter and receiver are fully operational and bi-directional communication is possible.

### 9.4.4 Wake-Up Events

There are three ways to wake-up the TLIN2021-Q1 from sleep mode:

- Remote wake-up initiated by the falling edge of a recessive-to-dominant state transition on the LIN bus where
  the dominant state is be held than t<sub>LINBUS</sub> filter time. After the t<sub>LINBUS</sub> filter time has been met a rising edge
  on the LIN bus going from dominant-to-recessive initiates a remote wake-up event. The pattern and t<sub>LINBUS</sub>
  filter time used for the LIN wake-up prevents noise and bus stuck dominant faults from causing false wake
  requests.
- A local wake-up event due to the EN pin being set high for t > t<sub>MODE\_CHANGE</sub>.
- A local wake-up event due to a change in voltage level on the WAKE pin for t > twake

#### 9.4.4.1 Local Wake-Up (LWU) via WAKE Input Terminal

The WAKE terminal is a bi-directional high-voltage input which can be used for local wake-up (LWU) requests via a voltage transition. A LWU event is triggered on either a low-to-high or high-to-low transition since it has bi-directional input thresholds. The WAKE pin could be used with a switch to  $V_{SUP}$  or to ground. If the terminal is unused it should be pulled to  $V_{SUP}$  or ground to avoid unwanted parasitic wake-up events. When a LWU event takes place the TXD pin is pulled hard to GND letting the LIN controller know that the wake-up event was due to the WAKE pin and not a wake over LIN event.

The LWU circuitry is active in standby mode and sleep mode. If a valid LWU event occurs in standby mode, the device remains in standby mode and drive the RXD output low. If a valid LWU event occurs in sleep mode, the device transitions to standby mode and drive the RXD output low. The LWU circuitry is not active in normal mode. To minimize system level current consumption, the internal bias voltages of the terminal follows the state on the terminal with a delay of  $t_{WAKE(MIN)}$ . A constant high level on WAKE has an internal pull-up to  $V_{SUP}$ , and a constant low level on WAKE has an internal pull-down to GND.






Figure 9-5. Local Wake-Up - Rising Edge




Figure 9-6. Local Wake-Up - Falling Edge



## 9.4.4.2 Wake-Up Request (RXD)

When the TLIN2021-Q1 encounters a wake-up event from the WAKE pin, or the LIN bus the RXD output is driven low until EN is asserted high, the device enters normal mode. Once the device enters normal mode, the wake-up event is cleared, and the RXD output is released. The RXD output is fully operation and reflects the receiver output from the LIN bus.



## 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Application Information

The TLIN2021-Q1 can be used in both a responder application and a commander application in a LIN network.

### **10.2 Typical Application**

The device integrates a 45 k $\Omega$  pull-up resistor and series diode for responder applications. For commander applications, an external 1 k $\Omega$  pull-up resistor with series blocking diode can be used. Figure 10-1 shows the device being used in both commander and responder applications.




Figure 10-1. Typical LIN Bus

### 10.2.1 Design Requirements

The RXD output structure is an open-drain output stage which allows the TLIN2021-Q1 to be used with 3.3-V and 5-V controllers. If the RXD pin of the controller does not have an integrated pull-up, an external pull-up resistor to the controllers IO voltage is required. The external pull-up resistor value should be between 1 k $\Omega$ 

www.ti.com

to 10 k $\Omega$ . The V<sub>SUP</sub> pin of the device should be decoupled with a 100-nF capacitor by placing it close to the V<sub>SUP</sub> supply pin. The system should include additional decoupling on the V<sub>SUP</sub> line as needed per the application requirements.

#### 10.2.2 Detailed Design Procedures

#### 10.2.2.1 Normal Mode Application Note


When using the TLIN2021-Q1 in systems which are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake-up request until t<sub>MODE CHANGE</sub> has been met. This is shown in Figure 8-14

### 10.2.2.2 TXD Dominant State Time-Out Application Note

The maximum dominant TXD time allowed by the TXD dominant state time-out limits the minimum possible data rate of the device. The LIN protocol has different constraints for commander and responder applications thus there are different maximum consecutive dominant bits for each application case thus different minimum data rates.

#### 10.2.3 Application Curves

Figure 10-2 and Figure 10-3 show the propagation delay from the TXD pin to the LIN pin for the dominant to recessive and recessive to dominant edges.



### 10.3 Power Supply Recommendations

The TLIN2021-Q1 was designed to operate directly from a car battery, or any other DC supply ranging from 4.5 V to 45 V. The V<sub>SUP</sub> pin of the device should be decoupled with a 100-nF capacitor by placing it close to the V<sub>SUP</sub> supply pin. The system should include additional decoupling on the V<sub>SUP</sub> line as needed per the application requirements.

### Layout

For the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

### 10.4.1 Layout Guidelines

Pin 1(RXD): The RXD pin is an open-drain output and requires and external pull-up resistor in the range of 1 k $\Omega$  and 10 k $\Omega$  to function properly. If the controller paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the supply voltage for the controller.

- **Pin 2 (EN):** EN is an input pin that is used to place the device in low-power sleep mode. If this feature is not used the pin should be connected to the supply voltage for the controller through a series resistor using a pull-up value between 1 kΩ and 10 kΩ. Additionally, a series resistor may be placed on the pin to limit current on the digital lines in the case of an over voltage fault.
- Pin 3 (WAKE): SW1 is oriented in a low-side configuration which is used to implement a local WAKE event.
   The series resistor R5 is needed for protection against over current conditions as it limits the current into the WAKE pin when the ECU has lost its ground connection. The pull-up resistor R4 is required to provide sufficient current during stimulation of a WAKE event. In this layout example R4 is set to 3 kΩ and R5 is set to 33 kΩ.
- **Pin 4 (TXD):** The TXD pin is the transmit input signal to the device from the controller. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to help filter noise.
- **Pin 5 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- Pin 6 (LIN): The LIN pin connects to the TLIN2021-Q1 to the LIN bus. For responder applications a 220 pF capacitor to ground is implemented. For commander applications an additional series resistor and blocking diode should be placed between the LIN pin and the V<sub>SUP</sub> pin, see Figure 10-1.
- **Pin 7 (V<sub>SUP</sub>):** This is the supply pin for the device. A 100-nF capacitor should be placed close to the V<sub>SUP</sub> supply pin for local power supply decoupling.
- **Pin 8 (INH):**The INH pin is used for system power-management. A 100 k $\Omega$  load can be added to the INH output to ensure a fast transition time from the driven high state to the low state and to also force the pin low when left floating.

#### **Note**

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

#### 10.4.2 Layout Example




Figure 10-4. Layout Example

## 11 Device and Documentation Support

### 11.1 Documentation Support

### 11.1.1 Related Documentation

TLIN1021-Q1 and TLIN2021-Q1 Duty Cycle Over V<sub>SUP</sub>

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Feb-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLIN2021DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL021	Samples
TLIN2021DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL021	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 17-Feb-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Sep-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLIN2021DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
L	TLIN2021DRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 21-Sep-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN2021DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TLIN2021DRQ1	SOIC	D	8	2500	356.0	356.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



PLASTIC QUAD FLAT PACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated