Power MOSFET

60 V, 17 m Ω , 54 A, Single N–Channel Logic Level, DPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

	-		,		
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	60	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Cur-		$T_{\rm C} = 25^{\circ}{\rm C}$	Ι _D	54	А
rent $R_{\theta JC}$ (Notes 1 & 3)	Steady	$T_{C} = 100^{\circ}C$		38	
Power Dissipation $R_{\theta JC}$	State	$T_C = 25^{\circ}C$	PD	100	W
(Note 1)		$T_{\rm C} = 100^{\circ}{\rm C}$		50	
Continuous Drain Current $R_{\theta,IA}$ (Notes 1, 2 &		$T_A = 25^{\circ}C$	۱ _D	10.7	А
3) $(100005, 2.8)$	Steady	T _A = 100°C		7.6	1
Power Dissipation $R_{\theta JA}$	State	$T_A = 25^{\circ}C$	PD	3.9	W
(Notes 1 & 2)		T _A = 100°C		2.0	1
Pulsed Drain Current	$T_A = 25^{\circ}C$, $t_p = 10 \ \mu s$		I _{DM}	305	А
Current Limited by Package (Note 3)	$T_A = 25^{\circ}C$		I _{Dmaxpkg}	60	А
Operating Junction and S	torage Te	mperature	T _J , T _{stg}	–55 to +175	°C
Source Current (Body Diode)			I _S	83	А
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, $I_{L(pk)}$ = 50 A, L = 0.1 mH, R _G = 25 Ω)			E _{AS}	125	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		Idering Purposes		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain)	$R_{\theta JC}$	1.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	38	

 The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.


3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®

www.onsemi.com


V _{(BR)DSS}	R _{DS(on)}	I _D	
60 V	$17\mathrm{m}\Omega\ensuremath{@}\xspace10\mathrm{V}$	54 A	
	23 mΩ @ 4.5 V	34 A	





DPAK CASE 369AA STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENT



* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	= 250 μA	60			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μA
		$V_{DS} = 60 V$ $T_{J} = 125^{\circ}C$			10		
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μA	1.5	1.9	2.5	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _E	₀ = 25 A		13.5	17	mΩ
		V _{GS} = 4.5 V, I	_D = 25 A		18	23	
Forward Transconductance	9 FS	V _{DS} = 15 V, I _E	₀ = 20 A		41		S
CHARGES AND CAPACITANCES					<u> </u>		-
Input Capacitance	C _{iss}	V _{GS} = 0 V, f =	1.0 MHz,		1410		pF
Output Capacitance	C _{oss}	V _{DS} = 25	5 V		315		1
Reverse Transfer Capacitance	C _{rss}				135		
Total Gate Charge	Q _{G(TOT)}	V _{DS} = 48 V,	V _{GS} = 4.5 V		27		nC
		$I_{\rm D} = 23 {\rm A}$ $V_{\rm GS} = 10 {\rm V}$		48		1	
Threshold Gate Charge	Q _{G(TH)}	V_{GS} = 10 V, V_{DS} = 48 V, I _D = 23 A			0.9		-
Gate-to-Source Charge	Q _{GS}				4.4		
Gate-to-Drain Charge	Q _{GD}				19		
Gate Resistance	R _G				8.5		Ω
SWITCHING CHARACTERISTICS (Not	e 5)						•
Turn-On Delay Time	t _{d(on)}				18		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _E	e = 48 V.		160		
Turn-Off Delay Time	t _{d(off)}	$I_{\rm D} = 23 \rm{A}, R_{\rm G}$	= 10 Ω		100		
Fall Time	t _f		ľ		110		1
Turn-On Delay Time	t _{d(on)}				7.8		1
Rise Time	t _r	V _{GS} = 10 V, V _D	s = 48 V.		45		1
Turn-Off Delay Time	t _{d(off)}	$I_{\rm D} = 23 \rm{A}, R_{\rm G}$	= 10 Ω		152		
Fall Time	t _f				113		
DRAIN-SOURCE DIODE CHARACTER	RISTICS				<u> </u>		-
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		0.9	1.2	V
		I _S = 25 A	T _J = 125°C		0.8		
Reverse Recovery Time	t _{RR}				64		ns
Charge Time	ta	V_{GS} = 0 V, dls/dt = 100 A/µs, I_S = 23 A			33		1
Charge Time							

Reverse Recovery Charge


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

Q_{RR}


118

nC

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 12. Thermal Response

ORDERING INFORMATION


Order Number	Package	Shipping [†]
NVD5484NLT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD5484NLT4G-VF01	DPAK (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1

L3

L4



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 03 JUN 2010


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

ON Semiconductor

- 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- THERMAL FAD CONTOR OF FIGURE WITHIN DEMONSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
Г	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	

MARKING DIAGRAM*



= Device Code = Assembly Location L = Wafer Lot Y = Year = Work Week WW G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

rights of others.



onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales