
SCBS180E - JUNE 1992 - REVISED MAY 1997

- Members of the Texas Instruments
 Widebus+™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBE™ (Universal Bus Exchanger)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C

- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include 80-Pin Plastic
 Thin Quad Flat (PN) Package With
 12 × 12-mm Body Using 0.5-mm Lead Pitch and 84-Pin Ceramic Quad Flat (HT) Package

SN74ABTH32318 . . . PN PACKAGE (TOP VIEW)







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC-IIB, and UBE are trademarks of Texas Instruments Incorporated.







NC – No internal connection

description

The 'ABTH32318 consist of three 18-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports.

Data flow in each direction is controlled by the output-enable (\overline{OEA} , \overline{OEB} , and \overline{OEC}), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock (CLKA, CLKB, and CLKC) inputs. The A data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low logic level. If LEA is low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



description (continued)

The SN54ABTH32318 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABTH32318 is characterized for operation from -40° C to 85° C.

Function Tables

STORAGE†

l	NPUTS		ОИТРИТ
CLKA	LEA	Α	OUIPUI
1	L	L	L
1	L	Н	Н
Н	L	Χ	Q ₀ ‡ Q ₀ ‡
L	L	Χ	Q ₀ ‡
Х	Н	L	L
Х	Н	Н	Н

[†] A-port register shown. B and C ports are similar but use CLKB, CLKC, LEB, and LEC.

A-PORT OUTPUT

INP	UTS	OUTPUT A
OEA	SELA	OUTPUT A
Н	Х	Z
L	Н	Output of C register
L	L	Output of B register

B-PORT OUTPUT


I	INP	UTS	OUTPUT D
	OEB	SELB	OUTPUT B
I	Н	Х	Z
I	L	Н	Output of A register
I	L	L	Output of C register

C-PORT OUTPUT

INP	UTS	OUTPUT C
OEC	SELC	OUTPUT C
Н	Х	Z
L	Н	Output of B register
L	L	Output of A register

[‡]Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



Pin numbers shown are for the PN package.



SCBS180E - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	. −0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABTH32318	96 mA
SN74ABTH32318	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): PN package	62°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN54ABTI	132318	SN74ABTI	132318	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	Sh.	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0.0	Vcc	0	VCC	V
loн	High-level output current		, , , , , , , , , , , , , , , , , , ,	-24		-32	mA
loL	Low-level output current		20	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	PAC	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABTH32318, SN74ABTH32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180E - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TECT COM	NITIONS	SN54	ABTH3	2318	SN74	ABTH32	2318	UNIT	
PA	RAMETER	TEST CONI	DITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -3 mA	2.5			2.5				
V		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3			V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2						V	
Ī		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$				2				
Vol		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55			0.55	V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55			0.55	V	
V_{hys}					100	2		100		mV	
1.	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND		· ·	±1			±1	μА	
ΙΙ	A, B, or C ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND		2E	±20			±20	μΑ	
ha is	A, B, or C ports	V _{CC} = 4.5 V	V _I = 0.8 V	100			100			μΑ	
l(hold)	A, B, or C ports	VCC = 4.5 V	V _I = 2 V	-100	5		-100			μΑ	
lozpu‡		$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$	V to 2.7 V, $\overline{OE} = X$	ć	3	±50			±50	μΑ	
lozpd [‡]		$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5$	\overline{S} V to 2.7 V, $\overline{OE} = X$	Q		±50			±50	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100			±100	μΑ	
ICEX		$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$	Outputs high			50			50	μΑ	
ΙΟ§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	– 50	-100	-180	mA	
		V _{CC} = 5.5 V,	Outputs high			2			2		
ICC		$I_{O} = 0$,	Outputs low			45			45	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		1		1				
ΔICC¶		V _{CC} = 5.5 V, One input at 3 Other inputs at V _{CC} or GN				0.5			0.5	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3			3		pF	
C _{io}	A, B, or C ports	V _O = 2.5 V or 0.5 V	<u> </u>		11.5			11.5		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54ABT	H32318	SN74ABTI	UNIT			
		MIN	MAX	MIN	MAX	UNIT		
fclock	Clock frequency			150		150	MHz	
	Pulse duration	LE high	3.3	7/4	3.3			
t _W	ruise duration	3.3	BE	3.3		ns		
	Catua tima	A, B, or C before CLK↑	2.4		2.4			
t _{su}	Setup time	A, B, or C before LE↓	2.1		2.1		ns	
4.	Hold time	A, B, or C after CLK↑	0.4		1.4			
t _h	Hold tille	2.1		2.1		ns		

[‡] This parameter is specified by characterization.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABTH32318, SN74ABTH32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS


SCBS180E - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ABT	H32318	SN74ABT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f _{max}			150		150		MHz
^t PLH	A, B, or C	C, B, or A	1.4	6.5	1.4	6.1	ns
^t PHL	A, B, or C	C, B, Ol A	1.1	6.8	1.1	6.6	115
^t PLH	SEL	A, B, or C	1.4	6.7	1.4	6.5	ns
t _{PHL}	JEL	A, B, 01 C	1.8	6.8	1.8	6.5	115
^t PLH	LE	A, B, or C	2.6	8	2.6	7.5	ns
^t PHL		A, B, 01 C	2.6	7.4	2.6	6.9	115
^t PLH	CLK	A, B, or C	2.5	8	2.5	7.4	ns
t _{PHL}		A, B, OI C	2.5	7.2	2.5	6.7	115
^t PZH	ŌĒ	A, B, or C	1.4	6.9	1.4	6.8	ns
^t PZL] OE	A, B, 01 C	2.4	7.2	2.4	7.1	115
^t PHZ	ŌĒ	A, B, or C	1	6.4	1	6.2	ns
^t PLZ	7	A, B, 01 C	2	6.4	2	6	115

SCBS180E - JUNE 1992 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp Op Temp (°C)		Device Marking (4/5)	Samples
							(6)				
SN74ABTH32318PN	ACTIVE	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ABTH32318	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 5-Jan-2022

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SN74ABTH32318PN	PN	LQFP	80	119	7 x 17	150	315	135.9	7620	17.9	14.3	13.95



PLASTIC QUAD FLATPACK



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 6. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated