

Advance Information

Quad Analog Switch/Multiplexer/ Demultiplexer with Separate Analog and Digital Power Supplies High-Performance Silicon-Gate CMOS

The MC74VHC4316 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power-supply range (from $V_{\rm CC}$ to $V_{\rm EE}$).

The VHC4316 is similar in function to the VHC4066, the metal-gate CMOS MC14016 and MC14066, and to the High-Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal-gate CMOS analog switches. Logic-level translators are provided so that the On/Off Control and Enable logic-level voltages need only be $V_{\rm CC}$ and GND, while the switch is passing signals ranging between $V_{\rm CC}$ and $V_{\rm EE}$. When the Enable pin (active-low) is high, all four analog switches are turned off.

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power-Supply Voltage Range (V_{CC} V_{EE}) = 2.0 to 12.0 Volts
- Digital (Control) Power-Supply Voltage Range (V_{CC} GND) = 2.0 to 6.0 Volts, Independent of V_{EE}
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- These devices are available in Pb-free package(s). Specifications herein
 apply to both standard and Pb-free devices. Please see our website at
 www.onsemi.com for specific Pb-free orderable part numbers, or
 contact your local ON Semiconductor sales office or representative.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC74VHC4316



D SUFFIX 16-LEAD SOIC PACKAGE CASE 751B-05



DT SUFFIX

16-LEAD TSSOP PACKAGE CASE 948F-01

ORDERING INFORMATION

MC74VHCXXXXD SOIC MC74VHCXXXXDT TSSOP


PIN ASSIGNMENT 16 | V_{CC} 15 A ON/OFF CONTROL 14 D ON/OFF CONTROL 13 🛚 X_D X_B [] 4 CONTROL 5 B ON/OFF 12 Y_D CON/OFF 6 11 Yc CONTROL ENABLE [7 10 X_C 9 | V_{EE} GND [

FUNCTION TABLE

Inp	State of	
	On/Off	
Enable	Control	Switch
L	Н	On
L	L	Off
Н	X	Off

X = don't care

LOGIC DIAGRAM



ANALOG INPUTS/OUTPUTS = X_A , X_B , X_C , X_D

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Ref. to GND (Ref. to V _{EE}		V
V _{EE}	Negative DC Supply Voltage (Ref. to GND)	- 7.0 to + 0.5	V
V _{IS}	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	V
V _{in}	DC Input Voltage (Ref. to GND)	- 0.5 to V _{CC} + 0.5	V
I	DC Current Into or Out of Any Pin	± 25	mA
P _D	Power Dissipation in Still Air SOIC Package TSSOP Package	•	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter			
V _{CC}	Positive DC Supply Voltage (Ref. to GN	ID)	2.0	6.0	V
V _{EE}	Negative DC Supply Voltage (Ref. to G	ND)	- 6.0	GND	V
V _{IS}	Analog Input Voltage		V_{EE}	V _{CC}	V
V _{in}	Digital Input Voltage (Ref. to GND)	GND	V _{CC}	V	
V _{IO} *	Static or Dynamic Voltage Across Switch	_	1.2	V	
T _A	Operating Temperature, All Package Ty	- 55	+ 125	°C	
t _r , t _f	Input Rise and Fall Time (Control or Enable Inputs) (Figure 10)	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0 0	1000 600 500 400	ns

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

$\textbf{DC ELECTRICAL CHARACTERISTICS} \ \ \text{Digital Section (Voltages Referenced to GND)} \ \ V_{\text{EE}} = \text{GND Except Where Noted}$

					Guaranteed Limit			
Symbol	Parameter	Test Condit	ions	v _{cc} v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l _{in}	Maximum Input Leakage Current, Control or Enable Inputs	$V_{in} = V_{CC}$ or GND $V_{EE} = -6.0 \text{ V}$		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $V_{IO} = 0 \text{ V}$	V _{EE} = GND V _{EE} = - 6.0	6.0 6.0	2 4	20 40	40 160	μΑ

[†]Derating — SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

$\label{eq:decomposition} \textbf{DC ELECTRICAL CHARACTERISTICS} \ \ \text{Analog Section (Voltages Referenced to V}_{EE})$

					Gu	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ to V_{EE} $I_{S} \le 2.0$ mA (Figures 1, 2)	2.0* 3.0 4.5 4.5 6.0	0.0 0.0 0.0 - 4.5 - 6.0	TBD 160 90	TBD 200 110 110	TBD 240 130 130	Ω
		$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or V_{EE} (Endpoints) $I_{\text{S}} \leq 2.0$ mA (Figures 1, 2)	2.0 3.0 4.5 4.5 6.0	0.0 0.0 0.0 - 4.5 - 6.0	— TBD 90 70 70	— TBD 115 90 90	TBD 140 105 105	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - V_{EE}) \\ &I_{S} \leq 2.0 \; \text{mA} \end{aligned}$	2.0 3.0 4.5 4.5 6.0	0.0 0.0 0.0 - 4.5 - 6.0	— TBD 20 15	— TBD 25 20 20	— TBD 30 25 25	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or V_{EE} Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μΑ
I _{on}	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or V_{EE} (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μΑ

^{*}At supply voltage (V_{CC} - V_{EE}) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

$\textbf{AC ELECTRICAL CHARACTERISTICS} \ (C_L = 50 \ \text{pF, Control or Enable} \ t_r = t_f = 6 \ \text{ns, V}_{EE} = \text{GND)}$

•			Gu	Guaranteed Limit		
Symbol	Parameter	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 3.0 4.5 6.0	40 TBD 6 5	50 TBD 8 7	60 TBD 9 8	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 6.0	130 TBD 40 30	160 TBD 50 40	200 TBD 60 50	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 6.0	140 TBD 40 30	175 TBD 50 40	250 TBD 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs Control Input = GND		10	10	10	pF
	Analog I/O Feedthrough		35 1.0	35 1.0	35 1.0	

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	рF

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	V _{CC} V	V _{EE}	Limit* 25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5)	$ f_{in} = 1 \text{ MHz Sine Wave} $ Adjust f_{in} Voltage to Obtain 0 dBm at V_{OS} Increase f_{in} Frequency Until dB Meter Reads -3 dB $R_L = 50 \ \Omega, \ C_L = 10 \ pF $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)		2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{aligned} \text{$V_{in}$} &\leq \text{1 MHz Square Wave } (t_r = t_f = 6 \text{ ns}) \\ \text{Adjust R_L at Setup so that $I_S = 0$ A} \\ &R_L = 600 \; \Omega, \; C_L = 50 \; pF \end{aligned}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mV _{PP}
		R_L = 10 k Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)		2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$\begin{aligned} f_{in} &= 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} &= \text{THD}_{Measured} - \text{THD}_{Source} \\ V_{IS} &= 4.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 8.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 11.0 \text{ V}_{PP} \text{ sine wave} \end{aligned}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%


*Limits not tested. Determined by design and verified by qualification.

TBD

TBD

Figure 1a. Typical On Resistance, V_{CC} - V_{EE} = 2.0 V

Figure 1b. Typical On Resistance, V_{CC} - V_{EE} = 3.0 V







Figure 1c. Typical On Resistance, V_{CC} - V_{EE} = 4.5 V

Figure 1d. Typical On Resistance, V_{CC} - V_{EE} = 6.0 V






Figure 1e. Typical On Resistance, V_{CC} - V_{EE} = 9.0 V

Figure 1e. Typical On Resistance, V_{CC} - V_{EE} = 12.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



Test Set-Up

Figure 7. Feedthrough Noise, Control to Analog Out,






Figure 8. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In the example

below, the difference between V_{CC} and V_{EE} is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0-to-12 V Signal Using a Single Power Supply (GND ≠ 0 V)





Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier


OUTLINE DIMENSIONS



- DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLERANGING PER J Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948F-01 **ISSUE O**



- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
- PROTINGSION STAILL NOT EACHED

 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
 SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026	BSC
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	6.40 BSC		BSC
M	0°	8°	0°	8°

ON Semiconductor and limit are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.