

STF10N80K5, STFU10N80K5

N-channel 800 V, 0.470 Ω typ., 9 A MDmesh™ K5 Power MOSFETs in a TO-220FP and TO-220FP ultra narrow leads

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max. | ΙD | Ртот |
|-------------|-----------------|--------------------------|-----|------|
| STF10N80K5 | 800 V | 0.600 Ω | 9 A | 30 W |
| STFU10N80K5 | 800 V | | | |

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

These very high voltage N-channel Power MOSFETs are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|-------------|---------|-----------------------------|---------|
| STF10N80K5 | 10N80K5 | TO-220FP | Tube |
| STFU10N80K5 | LONONIO | TO-220FP ultra narrow leads | rube |

Contents

| 1 | Electric | eal ratings | 3 |
|---|----------|---|----|
| 2 | Electric | eal characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | cuits | 9 |
| 4 | Packag | e information | 11 |
| | 4.1 | TO-220FP package information | 12 |
| | 4.2 | TO-220FP ultra narrow leads package information | 14 |
| 5 | Revisio | n history | 16 |

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------------------------|--|-------------|------|
| V _{GS} | Gate-source voltage | ± 30 | V |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 25 °C | 9 | Α |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 100 °C | 6 | Α |
| I _{DM} ⁽²⁾ | Drain current pulsed | 36 | Α |
| P _{TOT} | Total dissipation at T _C = 25 °C | 30 | W |
| I _{AR} | Max. current during repetitive or single pulse avalanche (pulse width limited by $T_{\text{jmax.}}$) | 3 | Α |
| Eas | Single pulse avalanche energy (starting $T_J = 25~^{\circ}\text{C}, I_D = I_{AS},$ $V_{DD} = 50~\text{V})$ | 130 | mJ |
| V _{ISO} | Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C) | 2500 | V |
| dv/dt (3) | Peak diode recovery voltage slope | 4.5 | \// |
| dv/dt (4) | MOSFET dv/dt ruggedness | 50 | V/ns |
| Tj | Operating junction temperature range | EE to 150 | °C |
| T _{stg} | Storage temperature range | - 55 to 150 | 10 |

Notes:

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|-------------------------------------|-------|------|
| R _{thj-case} | Thermal resistance junction-case | 4.2 | °C/W |
| R _{thj-amb} | Thermal resistance junction-ambient | 62.5 | °C/W |

⁽¹⁾Limited by maximum junction temperature.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \le 9$ A, di/dt ≤ 100 A/ μ s; V_{DS} peak $\le V_{(BR)DSS}$

 $^{^{(4)}}V_{DS} \le 640 \text{ V}$

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 4: On/off-state

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|-----------------------------------|---|------|-------|-------|------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 V$, $I_D = 1 mA$ | 800 | | | ٧ |
| | | $V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ | | | 1 | μΑ |
| I _{DSS} | Zero gate voltage drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 ^{\circ}\text{C}^{-(1)}$ | | | 50 | μΑ |
| I _{GSS} | Gate body leakage current | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$ | | | ±10 | μΑ |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 100 \; \mu A$ | 3 | 4 | 5 | V |
| R _{DS(on)} | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$ | | 0.470 | 0.600 | Ω |

Notes:

Table 5: Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------------------|---------------------------------------|--|------|------|------|------|
| Ciss | Input capacitance | | 1 | 635 | - | pF |
| Coss | Output capacitance | V _{DS} = 100 V, f = 1 MHz, | 1 | 53 | - | pF |
| C _{rss} | Reverse transfer capacitance | $V_{GS} = 0 V$ | 1 | 0.8 | - | pF |
| C _{o(tr)} (1) | Equivalent capacitance time related | V _{DS} = 0 to 640 V, V _{GS} = 0 V | ı | 85 | - | pF |
| C _{o(er)} ⁽²⁾ | Equivalent capacitance energy related | VDS = 0 10 640 V, VGS = 0 V | | 34 | - | pF |
| Rg | Intrinsic gate resistance | $f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$ | 1 | 6 | - | Ω |
| Q_g | Total gate charge | $V_{DD} = 640 \text{ V}, I_{D} = 9 \text{ A}$ | 1 | 22 | - | nC |
| Qgs | Gate-source charge | V _{GS} = 10 V | - | 5.5 | - | nC |
| Q _{gd} | Gate-drain charge | See Figure 16: "Test circuit for gate charge behavior" | - | 13.2 | - | nC |

Notes:

577

⁽¹⁾Defined by design, no subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS} .

⁽²⁾Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}.

Table 6: Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|------------------------|--|------|------|------|------|
| t _{d(on)} | Turn-on delay time | $V_{DD} = 400 \text{ V}, I_D = 4.5 \text{ A}, R_G = 4.7 \Omega$ | - | 14.5 | - | ns |
| tr | Rise time | V _{GS} = 10 V See Figure 15: "Test circuit for resistive load switching times" and Figure 20: "Switching time waveform" | 1 | 11 | ı | ns |
| $t_{\text{d(off)}}$ | Turn-off delay time | | - | 35 | - | ns |
| t f | Fall time | | - | 14 | - | ns |

Table 7: Source-drain diode

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|---|------|------|------|------|
| I _{SD} | Source-drain current | | 1 | | 9 | Α |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | | - | | 36 | Α |
| V _{SD} ⁽²⁾ | Forward on voltage | $I_{SD} = 9 A$, $V_{GS} = 0 V$ | - | | 1.5 | V |
| t _{rr} | Reverse recovery time | I _{SD} = 9 A, di/dt = 100 A/μs, | - | 370 | | ns |
| Qrr | Reverse recovery charge | V _{DD} = 60 V, see Figure 17: "Test circuit for inductive load switching and diode | - | 4.58 | | μС |
| IRRM | Reverse recovery current | recovery times") | | 25 | | Α |
| t _{rr} | Reverse recovery time | $I_{SD} = 9 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$ | - | 520 | | ns |
| Qrr | Reverse recovery charge | $V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ see Figure 17: "Test circuit for inductive | - | 5.88 | | μС |
| I _{RRM} | Reverse recovery current | load switching and diode recovery times" | - | 22.5 | | Α |

Notes:

Table 8: Gate-source Zener diode


| Symbol | Parameter | Test conditions | Min | Тур. | Max | Unit |
|-----------|-------------------------------|--|-----|------|-----|------|
| V (BR)GSO | Gate-source breakdown voltage | $I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$ | 30 | - | - | V |


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)















Figure 6: Gate charge vs. gate-source voltage VDS Vps= 640 V ID= 9 A 20 Qg(nC)

















3 Test circuits

Figure 15: Test circuit for resistive load switching times

Figure 17: Test circuit for inductive load

Figure 16: Test circuit for gate charge behavior


12 V 47 KΩ 100 Ω D.U.T.


12 V 47 KΩ VGD


12 V 47 KΩ VGD

14 V AMO1469v1

switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 21: TO-220FP package outline




Table 9: TO-220FP package mechanical data

| mm | | | | | |
|------|------|------|------|--|--|
| Dim. | | mm | | | |
| | Min. | Тур. | Max. | | |
| Α | 4.4 | | 4.6 | | |
| В | 2.5 | | 2.7 | | |
| D | 2.5 | | 2.75 | | |
| E | 0.45 | | 0.7 | | |
| F | 0.75 | | 1 | | |
| F1 | 1.15 | | 1.70 | | |
| F2 | 1.15 | | 1.70 | | |
| G | 4.95 | | 5.2 | | |
| G1 | 2.4 | | 2.7 | | |
| Н | 10 | | 10.4 | | |
| L2 | | 16 | | | |
| L3 | 28.6 | | 30.6 | | |
| L4 | 9.8 | | 10.6 | | |
| L5 | 2.9 | | 3.6 | | |
| L6 | 15.9 | | 16.4 | | |
| L7 | 9 | | 9.3 | | |
| Dia | 3 | | 3.2 | | |

4.2 TO-220FP ultra narrow leads package information

Figure 22: TO-220FP ultra narrow leads package outline




Table 10: TO-220FP ultra narrow leads mechanical data

| Dim | mm | | | | |
|------|-------|------|-------|--|--|
| Dim. | Min. | Тур. | Max. | | |
| А | 4.40 | | 4.60 | | |
| В | 2.50 | | 2.70 | | |
| D | 2.50 | | 2.75 | | |
| Е | 0.45 | | 0.60 | | |
| F | 0.65 | | 0.75 | | |
| F1 | - | | 0.90 | | |
| G | 4.95 | | 5.20 | | |
| G1 | 2.40 | 2.54 | 2.70 | | |
| Н | 10.00 | | 10.40 | | |
| L2 | 15.10 | | 15.90 | | |
| L3 | 28.50 | | 30.50 | | |
| L4 | 10.20 | | 11.00 | | |
| L5 | 2.50 | | 3.10 | | |
| L6 | 15.60 | | 16.40 | | |
| L7 | 9.00 | | 9.30 | | |
| L8 | 3.20 | | 3.60 | | |
| L9 | - | | 1.30 | | |
| Dia. | 3.00 | | 3.20 | | |

5 Revision history

Table 11: Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 23-Jun-2014 | 1 | First release. |
| 13-Aug-2014 | 2 | -Document status promoted from preliminary to production dataInserted Section 3: Electrical characteristics (curves)Minor text changes. |
| 17-Sep-2014 | 3 | Updated title, features and description in cover page. |
| 05-Nov-2014 | 4 | Updated Section 3: Electrical characteristics (curves). Minor text changes. |
| 08-Sep-2016 | 5 | Added the order code STFU10N80K5 and the relative Section 4.2: "TO-220FP ultra narrow leads package information". |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved