SCBS212D - JUNE 1992 - REVISED JULY 1999

 Members of the Texas Instruments Widebus[™] Family 	SN54ABT16646 WD PACKAGE SN74ABT16646 DGG OR DL PACKAGE (TOP VIEW)	E
● State-of-the-Art <i>EPIC</i> -II <i>B</i> [™] BiCMOS Design Significantly Reduces Power Dissipation		
 Latch-Up Performance Exceeds 500 mA Per JESD 17 	1CLKAB 2 55 1CLKBA 1SAB 3 54 1SBA	
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	GND [] 4 53]] GND 1A1 [] 5 52 [] 1B1	
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1A2 [] 6 51]] 1B2 V _{CC} [] 7 50] V _{CC}	
 Flow-Through Architecture Optimizes PCB Layout 	1A3 [] 8 49]] 1B3 1A4 [] 9 48]] 1B4 1A5 [] 10 47 [] 1B5	
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) Package Options Include Plastic Shrink 	GND [] 11 46] GND 1A6 [] 12 45 [] 1B6	
Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil	1A7 [] 13 44]] 1B7 1A8 [] 14 43 [] 1B8	
Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	2A1 [] 15 42]] 2B1 2A2 [] 16 41 [] 2B2	
description	2A3 [] 17 40]] 2B3 GND [] 18 39 [] GND	
The 'ABT16646 devices consist of bus-transceiver circuits, D-type flip-flops, and	2A4 [] 19 38]] 2B4 2A5 [] 20 37 [] 2B5	
control circuitry arranged for multiplexed transmission of data directly from the input bus or	2A6 [] 21 36 [] 2B6 V _{CC} [] 22 35 [] V _{CC}	
from the internal registers.	2A7 23 34 2B7	

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646 devices.

a on the on the e clock ates the	2SAB [26 2CLKAB [27 2DIR [28	31] 2SBA 30] 2CLKBA 29] 2OE	
ons that vices.			
(DIR) inputs are pro- gh-impedance port r multiplex stored and	nay be stored in eith real-time (transparer	ner register or in nt mode) data. Th	both. The ne circuitry

2A8 🛛 24

33 2B8

32 D GND

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS212D - JUNE 1992 - REVISED JULY 1999

description (continued)

The SN54ABT16646 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16646 is characterized for operation from -40°C to 85°C.

					FU	NCTION TABLE		
		INP	INPUTS DATA I/O [†]					OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified	Store A, B unspecified [†]
Х	Х	Х	\uparrow	Х	Х	Unspecified	Input	Store B, A unspecified [†]
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus

[†] The data-output functions can be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCBS212D - JUNE 1992 - REVISED JULY 1999





Figure 1. Bus-Management Functions



SCBS212D - JUNE 1992 - REVISED JULY 1999

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS212D - JUNE 1992 - REVISED JULY 1999

logic diagram (positive logic)





SCBS212D - JUNE 1992 - REVISED JULY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABT16646 SN74ABT16646	0.5 V to 7 V 0.5 V to 5.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54AB1	16646	SN74AB1	Г16646	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IОН	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Τ _Α	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS212D - JUNE 1992 - REVISED JULY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAG		TEAT OON		Т	A = 25°C	;	SN54AB	Г16646	SN74AB1	Г16646	
PAR	RAMETER	TEST CON	DITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,					2.5		2.5		
V		$V_{CC} = 5 V,$	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
lj.	Control inputs	V _{CC} = 5.5 V, V _I = V ₀	CC or GND			±1		±1		±1	μA
	A or B ports					±20		±20		±20	
^I OZH [‡]		V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μA
Iozl‡		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μA
loff		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μA
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
١٥§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports	$I_{O} = 0,$	Outputs low			32		32		32	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2	
	Data inputs	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			50		50		50	
${}^{\Delta I}CC^{\P}$	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	μΑ
	Control inputs		= 5.5 V, One input at 3.4 V, inputs at V _{CC} or GND			50		50		50	
Ci	Control inputs	VI = 2.5 V or 0.5 V	V _I = 2.5 V or 0.5 V		4						pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			8						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS212D - JUNE 1992 - REVISED JULY 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AE	3T16646		
		V _{CC} = T _A = 2	= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		:	SN74AE	T16646		
		V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns



SCBS212D - JUNE 1992 - REVISED JULY 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN5	4ABT16	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T	CC = 5 V A = 25°C	!, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			125			125		MHz
^t PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	ns
t _{PHL}	CEREA OF CERAB	AUD	1.5	3.2	4.1	1	5	115
^t PLH	A or B	B or A	1	2.3	3.2	0.6	4	ns
^t PHL	AUD	BUIA	1	3	4.1	0.6	4.9	115
^t PLH	SAB or SBA [†]	B or A	1	2.9	4.3	0.6	5.3	ns
^t PHL	SAB OF SBAT	BUIA	1	3.1	4.3	0.6	5.3	115
^t PZH	OE	A or B	1	3.4	4.6	0.6	5.9	ns
tPZL	UE	AUD	1.5	3.5	5.3	1	6	
^t PHZ	OE	A or B	1.5	3.9	5.6	1	6.4	ns
^t PLZ	OE	AUD	1.5	3.1	4.4	1	4.7	115
^t PZH	DIR	A or B	1	3.2	4.5	0.6	5.8	ns
tPZL			1.5	3.4	5.1	1	6.7	115
^t PHZ	DIR	A or B	2	4.2	5.9	1.2	7.1	200
^t PLZ		AUD	1.5	3.6	5.1	1	6.2	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Т,	CC = 5 V A = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			125			125		MHz
^t PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1.5	4.9	ns
^t PHL	CERBA OF CERAB	AUD	1.5	3.2	4.1	1.5	4.7	115
^t PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns
^t PHL	AUID	BUIA	1	3	4.1	1	4.6	115
^t PLH	SAB or SBA†	B or A	1	2.9	4.3	1	5	ns
^t PHL	SAB OF SBAT	BUIA	1	3.1	4.3	1	5	115
^t PZH	OE	A or B	1	3.4	4.6	1	5.5	ns
^t PZL	UE	AUID	1.5	3.5	4.9	1.5	5.7	ns
^t PHZ	OE	A or B	1.5	3.9	4.9	1.5	5.4	ns
^t PLZ	UE	AUID	1.5	3.1	4.1	1.5	4.5	115
^t PZH	DIR	A or B	1	3.2	4.5	1	5.4	ns
^t PZL		AUID	1.5	3.4	4.8	1.5	5.6	115
^t PHZ	DIR	A or B	2	4.2	5.7	2	6.7	200
^t PLZ		AUID	1.5	3.6	5.1	1.5	5.9	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS212D - JUNE 1992 - REVISED JULY 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ABT16646DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples
SN74ABT16646DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples
SN74ABT16646DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16646	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16646DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16646DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16646DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT16646DLR	SSOP	DL	56	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT16646DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated