

January 2014

# FAN4800AS/CS/01S/2S PFC/PWM Controller Combination

#### **Features**

- Pin-to-Pin Compatible with ML4800 and FAN4800 and CM6800 and CM6800A
- PWM Configurable for Current Mode or Feedforward Voltage-Mode Operation
- Internally Synchronized Leading-Edge PFC and Trailing-Edge PWM in One IC
- Low Operating Current
- Innovative Switching-Charge Multiplier Divider
- Average-Current Mode for Input-Current Shaping
- PFC Over-Voltage and Under-Voltage Protections
- PFC Feedback Open-Loop Protection
- Cycle-by-Cycle Current Limiting for PFC/PWM
- Power-on Sequence Control and Soft-Start
- Brownout Protection
- Interleaved PFC/PWM Switching
- Improved Efficiency at Light Load
- f<sub>RTCT</sub>=4•f<sub>PFC</sub>=4•f<sub>PWM</sub> for FAN4800AS/01S
- f<sub>RTCT</sub>=4•f<sub>PFC</sub>=2•f<sub>PWM</sub> for FAN4800CS/02S

# **Applications**

- Desktop PC Power Supply
- Internet Server Power Supply
- LCD TV, Monitor Power Supply
- UPS
- Battery Charger
- DC Motor Power Supply
- Monitor Power Supply
- Telecom System Power Supply
- Distributed Power

#### **Related Resources**

 AN-8027 - FAN480X PFC+PWM Combination Controller Application

## **Description**

The highly integrated FAN4800AS/CS/01S/02S parts are specially designed for power supplies that consist of boost PFC and PWM. They require very few external components to achieve versatile protections / compensation. They are available in 16-pin DIP and SOP packages.

The PWM can be used in either current or voltage mode. In voltage mode, feed-forward from the PFC output bus can reduce the secondary output ripple.

Compared with older productions, ML4800 and FAN4800, FAN4800AS/CS/01S/02S have lower operation current that saves power consumption in external devices. FAN4800AS/CS/01S/02S have accurate 49.9% maximum duty of PWM that makes the hold-up time longer. Brownout protection and PFC soft-start functions available in this series are not available in ML4800 and FAN4800.

To evaluate FAN4800AS/CS/01S/02S for replacing existing FAN4800 and ML4800 boards, five things must be completed before the fine-tuning procedure:

- 1. Change  $R_{AC}$  resister from the old value to a higher resister; between 6 M $\Omega$  to 8 M $\Omega$ .
- 2. Change RT/CT pin from the existing values to  $R_T$ =6.8k $\Omega$  and  $C_T$ =1000 pF to have  $f_{PFC}$ =64 kHz and  $f_{PWM}$ =64 kHz.
- 3. The VRMS pin needs to be 1.224 V at  $V_{IN}$ =85  $V_{AC}$  for universal input application from line input from 85  $V_{AC}$  to 270  $V_{AC}$ .
- 4. At full load, the average  $V_{VEA}$  needs to be ~4.5 V and the ripple of  $V_{VEA}$  needs to be less than 400 mV.
- 5. For the Soft-Start pin, the soft-start current has been reduced to half the FAN4800 capacitor.

There are two differences from FAN4800A/C/01/02 to FAN4800AS/CS/01S/02S:

- Under-voltage protection debounce time is extended to one second.
- 2. PWM gate clamp voltage is raised to 19 V.

# **Ordering Information**

Part Number	Part Number		Packing Method
FAN4800ASNY	-40°C to +105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4800ASMY	-40°C to +105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4800CSNY	-40°C to +105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4800CSMY	-40°C to +105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4801SNY	-40°C to +105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4801SMY	-40°C to +105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4802SNY	-40°C to +105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4802SMY	FAN4802SMY -40°C to +105°C 16-Pin Small Outline Package (SOP) Tape 8		Tape & Reel

# **Application Diagram**




Figure 1. Typical Application, Current Mode

# **Application Diagram**




Figure 2. Typical Application, Voltage Mode

# **Block Diagram**




Figure 3. FAN4800AS/CS Function Block Diagram





Figure 4. FAN4801S/02S Function Block Diagram

## **Marking Information**



F – Fairchild Logo

Z - Plant Code

X – 1-Digit Year Code

YY - 2-Digit Week Code


TT – 2-Digit Die-Run Code

T – Package Type (N:DIP)

P - Y: Green Package

M – Manufacture Flow Code

Figure 5. DIP Top Mark



F - Fairchild Logo

- Z Plant Code
- X 1-Digit Year Code
- Y 1-Digit Week Code

TT – 2-Digit Die-Run Code

- T Package Type (M:SOP)
- P Y: Green Package
- M Manufacture Flow Code

Figure 6. SOP Top Mark

# **Pin Configuration**




Figure 7. Pin Configuration (Top View)

## **Pin Definitions**

Name	Description			
IEA	Output of PFC Current Amplifier. The signal from this pin is compared with an internal sawtooth to determine the pulse width for PFC gate drive.			
IAC	Input AC Current. For normal operation, this input provides current reference for the multiplier. The suggested maximum IAC is 100 $\mu$ A.			
ISENSE	<b>PFC Current Sense</b> . The non-inverting input of the PFC current amplifier and the output of multiplier and PFC ILIMIT comparator.			
VRMS	Line-Voltage Detection. The pin is used for the PFC multiplier.			
SS	<b>PWM Soft-Start</b> . During startup, the SS pin charges an external capacitor with a 10 μA constant current source. The voltage on FBPWM is clamped by SS during startup. If a protection condition occurs and/or PWM is disabled, the SS pin is quickly discharged.			
FBPWM	PWM Feedback Input. The control input for voltage-loop feedback of PWM stage.			
RT/CT	scillator RC Timing Connection. Oscillator timing node; timing set by R <sub>T</sub> and C <sub>T</sub> .			
RAMP	<b>PWM RAMP Input</b> . In current mode, this pin functions as the current-sense input; when in oltage mode, it is the feedforward sense input from PFC output 380 V (feedforward ramp).			
ILIMIT	Peak Current Limit Setting for PWM. The peak current limits setting for PWM.			
GND	Ground.			
OPWM	<b>PWM Gate Drive</b> . The totem-pole output drive for PWM MOSFET. This pin is internally clamped under 19 V to protect the MOSFET.			
OPFC	<b>PFC Gate Drive</b> . The totem-pole output drive for PFC MOSFET. This pin is internally clamped under 15 V to protect the MOSFET.			
VDD	<b>Supply</b> . The power supply pin. The threshold voltages for startup and turn-off are 11 V and 0.3 V, respectively. The operating current is lower than 10 mA.			
VREF	Reference Voltage. Buffered output for the internal 7.5 V reference.			
FBPFC	Voltage Feedback Input for PFC. The feedback input for PFC voltage loop. The inverting input of PFC error amplifier. This pin is connected to the PFC output through a divider network.			
VEA	Output of PFC Voltage Amplifier. The error amplifier output for PFC voltage feedback loop. A compensation network is connected between this pin and ground.			
	IEA IAC ISENSE VRMS SS FBPWM RT/CT RAMP ILIMIT GND OPWM OPFC VDD VREF FBPFC			

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
$V_{DD}$	DC Supply Voltage			30	V
V <sub>H</sub>	SS, FBPWM, RAMP, OPWM, OPFC, VREF		-0.3	30.0	V
$V_L$	IAC, VRMS, RT/CT, ILIMIT, FBPFC, VEA		-0.3	7.0	V
V <sub>IEA</sub>	IEA		0	V <sub>VREF</sub> +0.3	V
V <sub>N</sub>	ISENSE		-5.0	0.7	V
I <sub>AC</sub>	Input AC Current			1	mA
I <sub>REF</sub>	V <sub>REF</sub> Output Current			5	mA
I <sub>PFC-OUT</sub>	Peak PFC OUT Current, Source or Sink			0.5	Α
I <sub>PWM-OUT</sub>	Peak PWM OUT Current, Source or Sink			0.5	Α
$P_D$	Power Dissipation T <sub>A</sub> < 50°C			800	mW
0		DIP		80.80	°C/W
$\Theta_{JA}$	Thermal Resistance (Junction-to-Air)	SOP		104.10	C/VV
0		DIP		35.38	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	SOP		40.41	C/VV
$T_J$	Operating Junction Temperature		-40	+125	°C
T <sub>STG</sub>	Storage Temperature Range		-55	+150	°C
TL	Lead Temperature(Soldering)			+260	°C
ESD	Floatroatatic Discharge Canability	Human Body Model		5.0	kV
ESD	Electrostatic Discharge Capability	Charged Device Model		1.5	ΚV

#### Notes:

- 1. All voltage values, except differential voltage, are given with respect to GND pin.
- 2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
T <sub>A</sub>	Operating Ambient Temperature			+105	°C

## **Electrical Characteristics**

Unless otherwise noted,  $V_{DD}$ =15 V,  $T_A$ = 25°C,  $T_A$ = $T_J$ ,  $R_T$ =6.8 k $\Omega$ , and  $C_T$ =1000 pF.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub> Section						
$V_{\text{DD-OP}}$	Continuously Operating Voltage				26	V
I <sub>DD ST</sub>	Startup Current	V <sub>DD</sub> =V <sub>TH-ON</sub> -0.1 V; OPFC OPWM Open		30	80	μA
I <sub>DD-OP</sub>	Operating Current	V <sub>DD</sub> =13 V; OPFC OPWM Open	2.0	2.6	5.0	mA
$V_{\text{TH-ON}}$	Turn-on Threshold Voltage		10	11	12	V
$\Delta V_{TH}$	Hysteresis		1.3		1.9	V
$V_{DD\text{-}OVP}$	V <sub>DD</sub> OVP		27	28	29	V
$\Delta V_{DD ext{-}OVP}$	V <sub>DD</sub> OVP Hysteresis			1		V
Oscillator						
f <sub>OSC-RT/CT</sub>	RT/CT Frequency	R <sub>T</sub> =6.8 kΩ, C <sub>T</sub> =1000 pF	240	256	268	kHz
f <sub>OSC</sub>	PFC & PWM Frequency	R <sub>T</sub> =6.8 kΩ, C <sub>T</sub> =1000 pF	60	64	67	kHz
	PWM Frequency		120	128	134	
$f_{DV}$	Voltage Stability <sup>(3)</sup>	$11~V \leq V_{DD} \leq 22~V$			2	%
$f_{DT}$	Temperature Stability <sup>(3)</sup>	-40°C ~ +105°C			2	%
$f_{TV}$	Total Variation (PFC & PWM) <sup>(3)</sup>	Line, Temperature	58		70	kHz
$f_{RV}$	Ramp Voltage	Valley to Peak		2.8		V
I <sub>OSC-DIS</sub>	Discharge Current	V <sub>RAMP</sub> =0V, V <sub>RT/CT</sub> =2.5 V	6.5		15.0	mA
f <sub>RANGE</sub>	Frequency Range		50		75	kHz
t <sub>PFC-DEAD</sub>	PFC Dead Time	R <sub>T</sub> =6.8 kΩ, C <sub>T</sub> =1000 pF	400	600	800	ns
V <sub>REF</sub>						
$V_{VREF}$	Reference Voltage	I <sub>REF</sub> =0 mA, C <sub>REF</sub> =0.1 μF	7.4	7.5	7.6	V
$\Delta V_{\text{VREF1}}$	Load Regulation of Reference Voltage	$C_{REF}$ =0.1 $\mu$ F, $I_{REF}$ =0 mA to 3.5 mA $V_{VDD}$ =14 V, Rise/Fall Time > 20 $\mu$ s		30	50	mV
$\Delta V_{VREF2}$	Line Regulation of Reference Voltage	$C_{REF}$ =0.1 $\mu$ F, $V_{VDD}$ =11 $V$ to 22 $V$			25	mV
$\Delta V_{VREF-DT}$	Temperature Stability <sup>(3)</sup>	-40°C ~ +105°C		0.4	0.5	%
$\Delta V_{VREF-TV}$	Total Variation <sup>(3)</sup>	Line, Load, Temp	7.35		7.65	V
$\Delta V_{VREF-LS}$	Long-Term Stability <sup>(3)</sup>	T <sub>J</sub> =125°C, 0 ~ 1000 HRs	5		25	mV
I <sub>REF-MAX</sub>	Maximum Current	V <sub>VREF</sub> > 7.35 V	5	/		mA
PFC OVP Co	omparator					
V <sub>PFC-OVP</sub>	Over-Voltage Protection		2.70	2.75	2.80	V
$\Delta V_{PFC-OVP}$	PFC OVP Hysteresis		200	250	300	mV
Low-Power	Detect Comparator			•		
$V_{VEAOFF}$	VEA Voltage OFF OPFC		0.2	0.3	0.4	V
V <sub>IN</sub> OK Com	parator			•	•	•
V <sub>RD-FBPFC</sub>	Voltage Level on FBPFC to Enable OPWM During Startup		2.3	2.4	2.5	V
$\Delta V_{RD ext{-}FBPFC}$	Hysteresis		1.15	1.25	1.35	V

Continued on the following page...

# **Electrical Characteristics** (Continued)

Unless otherwise noted,  $V_{DD}$ =15 V,  $T_A$ = 25°C,  $T_A$ = $T_J$ ,  $R_T$ =6.8 k $\Omega$ , and  $C_T$ =1000 pF.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Voltage Erro	or Amplifier				•	
$V_{REF}$	Reference Voltage		2.45	2.50	2.55	V
A <sub>V</sub>	Open-Loop Gain <sup>(3)</sup>		35	42		dB
$Gm_{v}$	Transconductance	V <sub>NONINV</sub> =V <sub>INV</sub> , V <sub>VEA</sub> =3.75 V	50	70	90	umho
I <sub>FBPFC-L</sub>	Maximum Source Current	V <sub>FBPFC</sub> =2 V, V <sub>VEA</sub> =1.5 V	40	50		μΑ
I <sub>FBPFC-H</sub>	Maximum Sink Current	V <sub>FBPFC</sub> =3 V, V <sub>VEA</sub> =6 V		-50	-40	μΑ
I <sub>BS</sub>	Input Bias Current		-1		1	μΑ
$V_{VEA-H}$	Output High Voltage on V <sub>VEA</sub>		5.8	6.0		V
$V_{VEA-L}$	Output Low Voltage on V <sub>VEA</sub>			0.1	0.4	V
Current Erro	or Amplifier					
Gm <sub>I</sub>	Transconductance	V <sub>NONINV</sub> =V <sub>INV</sub> , V <sub>IEA</sub> =3.75 V	78	88	100	umho
V <sub>OFFSET</sub>	Input Offset Voltage	V <sub>VEA</sub> =0 V, IAC Open	-10		10	mV
$V_{IEA-H}$	Output High Voltage		6.8	7.4	8.0	V
$V_{IEA-L}$	Output Low Voltage			0.1	0.4	V
IL	Source Current	V <sub>ISENSE</sub> =-0.6 V, V <sub>IEA</sub> =1.5 V	35	50		μΑ
I <sub>H</sub>	Sink Current	V <sub>ISENSE</sub> =+0.6 V, V <sub>IEA</sub> =4.0 V		-50	-35	μΑ
A <sub>I</sub> <sup>(3)</sup>	Open-Loop Gain		40	50		dB
TriFault Dete	ect™				•	
t <sub>FBPFC_OPEN</sub>	Time to FBPFC Open	V <sub>FBPFC</sub> =V <sub>PFC-UVP</sub> to FBPFC OPEN, 470 pF from FBPFC to GND		2	4	ms
$V_{PFC-UVP}$	PFC Feedback Under-Voltage Protection		0.4	0.5	0.6	٧
Gain Modula	ator				•	
I <sub>AC</sub>	Input for AC Current <sup>(3)</sup>	Multiplier Linear Range	0		100	μΑ
		I <sub>AC</sub> =17.67μA, V <sub>RMS</sub> =1.080V V <sub>FBPFC</sub> =2.25V	7.500	9.000	10.500	
		I <sub>AC</sub> =20.00 μA, V <sub>RMS</sub> =1.224 V V <sub>FBPFC</sub> =2.25 V	6.367	7.004	7.704	
GAIN	GAIN Modulator <sup>(4)</sup>	I <sub>AC</sub> =25.69 μA, V <sub>RMS</sub> =1.585 V V <sub>FBPFC</sub> =2.25 V	3.801	4.182	4.600	
		I <sub>AC</sub> =51.62 μA, V <sub>RMS</sub> =3.169 V V <sub>FBPFC</sub> =2.25 V	0.950	1.045	1.149	
		I <sub>AC</sub> =62.23 μA, V <sub>RMS</sub> =3.803 V V <sub>FBPFC</sub> =2.25 V	0.660	0.726	0.798	
BW	Bandwidth <sup>(3)</sup>	I <sub>AC</sub> =40 μA		2		kHz
V <sub>O</sub> (gm)	Output Voltage=5.7 k $\Omega$ × (I <sub>SENSE</sub> -I <sub>OFFSET</sub> )	I <sub>AC</sub> =20 μA, V <sub>RMS</sub> =1.224 V V <sub>FBPFC</sub> =2.25 V	0.710	0.798	0.885	٧
PFC I <sub>LIMIT</sub> Co	omparator					
V <sub>PFC-ILIMIT</sub>	Peak Current Limit Threshold Voltage, Cycle-by-Cycle Limit		-1.35	-1.20	-1.05	V
	PFC I <sub>LIMIT</sub> -Gain Modulator Output	I <sub>AC</sub> =17.67 μA, V <sub>RMS</sub> =1.08 V	200			mV

Continued on the following page...


## **Electrical Characteristics** (Continued)

Unless otherwise noted,  $V_{DD}$ =15 V,  $T_A$ = 25°C,  $T_A$ = $T_J$ ,  $R_T$ =6.8 k $\Omega$ , and  $C_T$ =1000 pF.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
PFC Output	Driver			ı		
V <sub>GATE-CLAMP</sub>	Gate Output Clamping Voltage	V <sub>DD</sub> =22 V	13	15	17	V
$V_{GATE-L}$	Gate Low Voltage	V <sub>DD</sub> =15 V, I <sub>O</sub> =100 mA			1.5	V
V <sub>GATE-H</sub>	Gate High Voltage	V <sub>DD</sub> =13 V, I <sub>O</sub> =100 mA	8			V
t <sub>R</sub>	Gate Rising Time	V <sub>DD</sub> =15 V, C <sub>L</sub> =4. 7nF, O/P= 2 V to 9 V	40	70	120	ns
t <sub>F</sub>	Gate Falling Time	V <sub>DD</sub> =15 V; C <sub>L</sub> =4.7 nF, O/P= 9 V to 2 V	40	60	110	ns
D <sub>PFC-MAX</sub>	Maximum Duty Cycle	V <sub>IEA</sub> <1.2 V	94	97		%
D <sub>PFC-MIN</sub>	Minimum Duty Cycle	V <sub>IEA</sub> >4.5 V			0	%
Brownout						
V <sub>RMS-UVL</sub>	V <sub>RMS</sub> Threshold Low	When V <sub>RMS</sub> =1.05 V at 75 V <sub>RMS</sub>	1.03	1.05	1.08	V
$V_{RMS-UVH}$	V <sub>RMS</sub> Threshold High	When V <sub>RMS</sub> =1.9 V at 85•1.414	1.88	1.90	1.94	V
V <sub>RMS-UVP</sub>	Hysteresis		750	850	950	mV
t <sub>UVP</sub>	Under Voltage Protection Debounce Time		850	1000	1150	ms
Soft Start						
V <sub>SS-MAX</sub>	Maximum Voltage	V <sub>DD</sub> =15 V	9.5	10.0	10.5	V
I <sub>SS</sub>	Soft-Start Current			10		μA
PWM I <sub>LIMIT</sub> C	omparator					
V <sub>PWM-ILIMIT</sub>	Threshold Voltage		0.95	1.00	1.05	V
t <sub>PD</sub>	Propagation Delay to Output			250		ns
t <sub>PWM-BNK</sub>	Leading-Edge Blanking Time		170	250	350	ns
Range (FAN-	4801S/02S)			•	•	
$V_{VRMS-L}$	RMS AC Voltage Low	When V <sub>VRMS</sub> =1.95 V at 132 V <sub>RMS</sub>	1.90	1.95	2.00	V
V <sub>VRMS-H</sub>	RMS AC Voltage High	When V <sub>VRMS</sub> =2.45 V at 150 V <sub>RMS</sub>	2.40	2.45	2.50	V
$V_{VEA-L}$	VEA LOW	When V <sub>VEA</sub> =1.95 V at 30% Loading	1.90	1.95	2.00	V
$V_{VEA-H}$	VEA HIGH	When V <sub>VEA</sub> =2.45 V at 40% Loading	2.40	2.45	2.50	V
I <sub>TC</sub>	Source Current from FBPFC		18	20	22	μΑ
PWM Output	Driver					
$V_{\text{GATE-CLAMP}}$	Gate Output Clamping Voltage	V <sub>DD</sub> =22 V	18	19	20	V
$V_{GATE-L}$	Gate Low Voltage	V <sub>DD</sub> =15 V, I <sub>O</sub> =100 mA			1.5	V
$V_{GATE-H}$	Gate High Voltage	V <sub>DD</sub> =13 V, I <sub>O</sub> =100 mA	8			V
t <sub>R</sub>	Gate Rising Time	V <sub>DD</sub> =15 V, C <sub>L</sub> =4.7 nF	30	60	120	ns
t <sub>F</sub>	Gate Falling Time	V <sub>DD</sub> =15 V, C <sub>L</sub> =4.7 nF	30	50	110	ns
$D_{PWM ext{-}MAX}$	Maximum Duty Cycle		49.0	49.5	50.0	%
$V_{PWM\text{-LS}}$	PWM Comparator Level Shift		1.3	1.5	1.8	V

### Notes:

- 3. This parameter, although guaranteed by design, is not 100% production tested.
- 4. This GAIN is the maximum gain of modulation with a given  $V_{RMS}$  voltage when  $V_{VEA}$  is saturated to HIGH.



## **Typical Characteristics**







Figure 18. V<sub>RMS-UVP</sub> vs. Temperature

Figure 19. ΔV<sub>RMS-UVP</sub> vs. Temperature







Figure 20. V<sub>GATE-CLAMP-PFC</sub> vs. Temperature

Figure 21. V<sub>GATE-CLAMP-PWM</sub> vs. Temperature







Figure 22. D<sub>PFC-MAX</sub> vs. Temperature

Figure 23. D<sub>PWM-MAX</sub> vs. Temperature






Figure 24. I<sub>SS</sub> vs. Temperature

Figure 25. I<sub>TC</sub> vs. Temperature

## **Functional Description**

The FAN4800AS/CS/01S/02S consist of an average current controlled, continuous-boost, Power Factor Correction (PFC) front-end and a synchronized Pulse Width Modulator (PWM) back-end. The PWM can be used in current or voltage mode. In voltage mode, feedforward from the PFC output bus can help improve the line regulation of PWM. In either mode, the PWM stage uses conventional trailing-edge, duty-cycle modulation. This proprietary leading / trailing edge modulation results in a higher usable PFC error amplifier bandwidth and can significantly reduce the size of the PFC DC bus capacitor.

The synchronization of the PWM with the PFC simplifies the PWM compensation due to the controlled ripple on the PFC output capacitor (the PWM input capacitor).

In addition to power factor correction, a number of protection features are built into this series. They include soft-start, PFC over-voltage protection, peak current limiting, brownout protection, duty cycle limiting, and under-voltage lockout (UVLO).

#### **Gain Modulator**

The gain modulator is the heart of the PFC, as the circuit block controls the response of the current loop to line voltage waveform and frequency, RMS line voltage, and PFC output voltages. There are three inputs to the gain modulator:

- 1. A current representing the instantaneous input voltage (amplitude and wave shape) to the PFC. The rectified AC input sine wave is converted to a proportional current via a resistor and is fed into the gain modulator at IAC. Sampling current in this way minimizes ground noise, required in high-power, switching-power conversion environments. The gain modulator responds linearly to this current.
- A voltage proportional to the long-term RMS AC line voltage, derived from the rectified line voltage after scaling and filtering. This signal is presented to the gain modulator at VRMS. The output of the gain modulator is inversely proportional to V<sub>RMS</sub> (except at unusually low values of V<sub>RMS</sub>, where special gain contouring takes over to limit power dissipation of the circuit components under brownout conditions).
- 3. The output of the voltage error amplifier,  $V_{\text{EA}}$ . The gain modulator responds linearly to variations in  $V_{\text{VEA}}$ .

The output of the gain modulator is a current signal, in the form of a full wave rectified sinusoid at twice the line frequency. This current is applied to the virtual ground (negative) input of the current error amplifier. In this way, the gain modulator forms the reference for the current error loop and ultimately controls the instantaneous current draw of the PFC from the power line. The general form of the output of the gain modulator is:

$$I_{GAINMOD} = \frac{I_{AC} \times (V_{EA} - 0.7)}{VRMS^2} \times K$$
 (1)

Note that the output current of the gain modulator is limited around 159  $\mu A$  and the maximum output voltage of the gain modulator is limited to 159  $\mu A$  x 5.7 k=0.906 V. This 0.906 V also determines the maximum input power. However,  $I_{GAINMOD}$  cannot be measured directly from ISENSE.  $I_{SENSE}=I_{GAINMOD}-I_{OFFSET}$  and  $I_{OFFSET}$  can only be measured when  $V_{VEA}$  is less than 0.5 V and  $I_{GAINMOD}$  is 0 A. Typical IoffSET is around 31  $\mu A\sim48$   $\mu A$ .

### Selecting R<sub>AC</sub> for the IAC Pin

The IAC pin is the input of the gain modulator and also a current mirror input that requires current input. Selecting a proper resistor,  $R_{AC}$ , provides a good sine wave current derived from the line voltage and helps program the maximum input power and minimum input line voltage.  $R_{AC}\text{=}V_{IN}$  peak x 56 k $\Omega$ . For example, if the minimum line voltage is 75  $V_{AC}$ , the  $R_{AC}\text{=}75$  x 1.414 x 56 k $\Omega$ =6 M $\Omega$ .

### **Current Amplifier Error, IEA**

The current error amplifier's output controls the PFC duty cycle to keep the average current through the boost inductor a linear function of the line voltage. At the inverting input to the current error amplifier, the output current of the gain modulator is summed with a current, which results in a negative voltage being impressed upon the ISENSE pin.

The negative voltage on ISENSE represents the sum of all currents flowing in the PFC circuit and is typically derived from a current-sense resistor in series with the negative terminal of the input bridge rectifier.

The inverting input of the current error amplifier is a virtual ground. Given this fact, and the arrangement of the duty cycle modulator polarities internal to the PFC, an increase in positive current from the gain modulator causes the output stage to increase its duty cycle until the voltage on ISENSE is adequately negative to cancel this increased current. Similarly, if the gain modulator's output decreases, the output duty cycle decreases to achieve a less negative voltage on the ISENSE pin.

#### **PFC Cycle-By-Cycle Current Limiter**

In addition to being a part of the current feedback loop, the ISENSE pin is a direct input to the cycle-by-cycle current limiter for the PFC section. If the input voltage at this pin is less than -1.15 V, the output of the PFC is disabled until the protection flip-flop is reset by the clock pulse at the start of the next PFC power cycle.

### TriFault Detect™

To improve power supply reliability, reduce system component count, and simplify compliance to UL1950 safety standards; the FAN4800AS/CS/01S/02S includes TriFault Detect™ technology. This feature monitors FBPFC for certain PFC fault conditions.

In a feedback path failure, the output of the PFC could exceed safe operating limits. With such a failure, FBPFC exceeds its normal operating area. Should FBPFC go too low, too high, or open; TriFault Detect™ senses the error and terminates the PFC output drive.

TriFault Detect is an entirely internal circuit. It requires no external components to serve its protective function.

#### **PFC Over-Voltage Protection**

In the FAN4800AS/CS/01S/02S, the PFC OVP comparator serves to protect the power circuit from being subjected to excessive voltages if the load changes suddenly. A resistor divider from the high-voltage DC output of the PFC is fed to FBPFC. When the voltage on FBPFC exceeds 2.75 V, the PFC output driver is shut down. The PWM section continues to operate. The OVP comparator has 250 mV of hysteresis and the PFC does not restart until the voltage at FBPFC drops below 2.5 V.  $V_{\rm DD}$  OVP can also serve as a redundant PFC OVP protection.  $V_{\rm DD}$  OVP threshold is 28 V with 1 V hysteresis.

### Selecting PFC R<sub>sense</sub>

 $R_{sense}$  is the sensing resistor of the PFC boost converter. During the steady state, line input current x  $R_{sense}$  equals  $I_{GAINMOD}$  x 5.7 k $\Omega.$ 

At full load, the average  $V_{\text{VEA}}$  needs to around 4.5 V and ripple on the VEA pin needs to be less than 400 mV. Choose the resistance of the sensing resistor:

$$R_{SENSE} = \frac{(4.5 - 0.7) \times 5.7 K\Omega \times IAC \times Gain \times V_{IN} \times \sqrt{2}}{2 \times (5.6 - 0.7) \times Line\_Input\_Power}$$
(2)

where 5.6 is V<sub>VEA</sub> maximum output voltage.

#### **PFC Soft-Start**

PFC startup is controlled by  $V_{VEA}$  level. Before the FBPFC voltage reaches 2.4 V, the  $V_{VEA}$  level is around 2.8 V. At 90  $V_{AC}$ , the PFC soft-start time is 90 ms.

### **PFC Brownout**

The AC UVP comparator monitors the AC input voltage. The PFC is disabled as AC input lowers, causing  $V_{\text{RMS}}$  to be less than 1.05 V.

### **Error Amplifier Compensation**

The PWM loading of the PFC can be modeled as a negative resistor because an increase in the input voltage to the PWM causes a decrease in the input current. This response dictates the proper compensation of the two transconductance error amplifiers. Figure 26 shows the types of compensation networks most commonly used for the voltage and current error amplifiers, along with their respective return points. The current-loop compensation is returned to VREF to produce a soft-start characteristic on the PFC. As the reference voltage increases from 0V, it creates a differentiated voltage on IEA, which prevents the PFC from immediately demanding a full duty cycle on its boost converter. Complete design is discussed in application note AN-6078SC.

There is an RC filter between  $R_{sense}$  and ISENSE pin. There are two reasons to add a filter at the ISENSE pin:

- Protection: During startup or inrush current conditions, there is a large voltage across R<sub>sense</sub>, the sensing resistor of the PFC boost converter. It requires the I<sub>SENSE</sub> filter to attenuate the energy.
- To reduce inductance, L, the boost inductor. The I<sub>SENSE</sub> filter also can reduce the boost inductor value since the I<sub>SENSE</sub> filter behaves like an integrator before the ISENSE pin, which is the input of the current error amplifier, IEA.

The I\_{SENSE} filter is an RC filter. The resistor value of the I\_{SENSE} filter is between 100  $\Omega$  and 50  $\Omega$  because I\_{OFFSET} x R\_{FILTER} can generate a negative offset voltage of IEA. Selecting an R\_{FILTER} equal to 50  $\Omega$  keeps the offset of the IEA less than 3 mV. Design the pole of the I\_{SENSE} filter at f\_{PFC}/6, one sixth of the PFC switching frequency, so the boost inductor can be reduced six times without disturbing the stability. The capacitor of the I\_{SENSE} filter, C\_{FILTER}, is approximately 100 nF.




Figure 26. Compensation Network Connection for the Voltage and Current Error Amplifiers

#### **Two-Level PFC Function**

To improve the efficiency, the system can reduce PFC switching loss at low line and light load by reducing the PFC output voltage. The two-level PFC output of the FAN4801S/02S can be programmable.

As Figure 27 shows, FAN4801S/02S detect the voltage of VEA and VRMS pins to determine if the system operates low line and light load. At the second-level PFC, there is a current of 20  $\mu$ A through R<sub>F2</sub> from the FBPFC pin. The second-level PFC output voltage can be calculated as.

Output 
$$\cong \frac{R_{F1} + R_{F2}}{R_{F2}} \times (2.5V - 20\mu A \times R_{F2})$$
 (3)

For example, if the second-level PFC output voltage is expected as 300 V and normal voltage is 387 V, according to the equation,  $R_{F2}$  is 28 k $\Omega$   $R_{F1}$  is 4.3 M $\Omega$ .

The programmable range of second level PFC output voltage is 340 V  $\sim 300 \ V.$ 




Figure 27. Two-Level PFC Scheme

#### Oscillator (RT/CT)

The oscillator frequency is determined by the values of  $R_{\mathsf{T}}$  and  $C_{\mathsf{T}}$ , which determine the ramp and off-time of the oscillator output clock:

$$f_{RT/CT} = \frac{1}{t_{RT/CT} + t_{DEAD}} \tag{4}$$

The dead time of the oscillator is derived from the following equation:

$$t_{RT/CT} = C_T \times R_T \times \ln\left(\frac{VREF - 1}{VREF - 3.8}\right)$$
 (5)

at  $V_{REF}$ =7.5 V and  $t_{RT/CT}$ = $C_T \times R_T \times 0.56$ .

The dead time of the oscillator is determined using:

$$t_{DEAD} = \frac{2.8V}{7.78mA} \times C_T = 360 \times C_T$$
 (6)

The dead time is so small  $(t_{RT/CT}>>t_{DEAD})$  that the operating frequency can typically be approximated by:

$$f_{RT/CT} = \frac{1}{t_{RT/CT}} \tag{7}$$

#### **Pulse Width Modulator (PWM)**

The operation of the PWM section is straightforward. but there are several points that should be noted. Foremost among these is the inherent synchronization of PWM with the PFC section of the device, from which it also derives its basic timing. The PWM is capable of current-mode or voltage-mode operation. In currentmode applications, the PWM ramp (RAMP) is usually derived directly from a current-sensing resistor or current transformer in the primary side of the output stage. It is thereby representative of the current flowing in the converter's output stage. ILIMIT, which provides cycle-by-cycle current limiting, is typically connected to RAMP in such applications. For voltage-mode operation and certain specialized applications, RAMP can be connected to a separate RC timing network to generate a voltage ramp against which FBPWM is compared. Under these conditions, the use of voltage feedforward from the PFC bus can assist in line regulation accuracy and response. As in current-mode operation, the ILIMIT input is used for output stage over-current protection. No voltage error amplifier is included in the PWM stage. as this function is generally performed on the output side of the PWM's isolation boundary. To facilitate the design of opto-coupler feedback circuitry, an offset has been built into the PWM's RAMP input that allows FBPWM to command a 0% duty cycle for input voltages below typical 1.5 V.

### **PWM Cycle-by-Cycle Current Limiter**

The ILIMIT pin is a direct input to the cycle-by-cycle current limiter for the PWM section. Should the input voltage at this pin exceed 1 V, the output flip-flop is reset by the clock pulse at the start of the next PWM power cycle. When the I<sub>LIMIT</sub> triggers the cycle-by-cycle bi-cycle current, it limits the PWM duty cycle mode and the power dissipation is reduced during the dead-short condition.

### **VIN OK Comparator**

The  $V_{\text{IN}}$  OK comparator monitors the DC output of the PFC and inhibits the PWM if the voltage on FBPFC is less than its nominal 2.4 V. Once the voltage reaches 2.4 V, which corresponds to the PFC output capacitor being charged to its rated boost voltage, soft-start begins.

### **PWM Soft-Start (SS)**

PWM startup is controlled by selection of the external capacitor at soft-start. A current source of 10  $\mu$ A supplies the charging current for the capacitor and startup of the PWM begins at 1.5 V.

### **PWM Control (RAMP)**

When the PWM section is used in current mode, RAMP is generally used as the sampling point for a voltage, representing the current in the primary of the PWM's output transformer. The voltage is derived either from a current-sensing resistor or a current transformer. In voltage mode, RAMP is the input for a ramp voltage generated by a second set of timing components ( $R_{RAMP}$ ,  $C_{RAMP}$ ) that have a minimum value of 0V and a peak value of approximately 6 V. In voltage mode, feedforward from the PFC output bus is an excellent way to derive the timing ramp for the PWM stage.

### Generating V<sub>DD</sub>


After turning on the FAN4800AS/CS/01S/02S at 11 V, the operating voltage can vary from 9.3 V to 28 V. The threshold voltage of the  $V_{\text{DD}}$  OVP comparator is 28 V and its hysteresis is 1 V. When  $V_{\text{DD}}$  reaches 28 V, OPFC is LOW and the PWM section is not disturbed. There are two ways to generate  $V_{\text{DD}}$ : use auxiliary power supply around 15 V or use bootstrap winding to self-bias the FAN4800AS/CS/01S/02S system. The bootstrap winding can be taped from the PFC boost choke or the transformer of the DC-to-DC stage.


### Leading/Trailing Edge Modulation

Conventional PWM techniques employ trailing-edge modulation, in which the switch turns on right after the trailing edge of the system clock. The error amplifier output is then compared with the modulating ramp up. The effective duty cycle of the trailing-edge modulation is determined during the on-time of the switch.

In the case of leading-edge modulation, the switch is turned off exactly at the leading edge of the system clock. When the modulating ramp reaches the level of the error amplifier output voltage, the switch is turned on. The effective duty-cycle of the leading-edge modulation is determined during off-time of the switch.

## **Physical Dimensions**





SIDE VIEW

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BB
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR PROTRUSIONS
- D) CONFORMS TO ASME Y14.5M-1994
- E) DRAWING FILE NAME: N16EREV2

Figure 28. 16-Pin, Dual In-Line Package (DIP), JEDEC MS-001, .300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.




Figure 29. 16-Pin Small Outline Package (SOIC), JEDEC MS-012, .150", Narrow Body

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Serriconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT\*\* CTI TM Current Transfer Logic™

DEUXPEED<sup>®</sup> Dual Cool™ EcoSPARK® EfficientMax™ ESBC™

airchild® Fairchild Semiconductor® FACT Quiet Series™ FACT<sup>®</sup> FAST<sup>®</sup> Fast∨Core™ FETBench™

F-PFST FRFET® Global Power Resources

GreenBridge™ Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX\*\* ISOPLANAR™

Making Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMax™ mWSaver<sup>®</sup> OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

Programmable Active Droop™ **QFET** OSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™

SPM<sup>®</sup> STEALTH™ SuperFET® SuperSOT\*\*3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>®</sup> SvncFET\*\*

Sync-Lock™ SYSTEM STERNE TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™\_ TinyLogic<sup>®</sup> TINYOPTO\*\* TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

UHC Ultra FRFET™ UniFET™ **VCXTM** VisualMax™ VoltagePlus™

XSTM

#### DISCLAIMER

**FPSTM** 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data, supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.