

# 74F191 Up/Down Binary Counter with Preset and Ripple Clock

#### **Features**

- High-Speed—125MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable

# **General Description**


The 74F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 74F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

# **Ordering Information**


Order Number	Package Number	Package Description
74F191SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74F191SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F191PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

# **Logic Symbols**



# **Connection Diagram**



# **Unit Loading/Fan Out**

Pin Names	Description	U.L. HIGH / LOW	Input I <sub>IH</sub> / I <sub>IL</sub> Output I <sub>OH</sub> / I <sub>OL</sub>
CE	Count Enable Input (Active LOW)	1.0 / 3.0	20μA / -1.8mA
СР	Clock Pulse Input (Active Rising Edge)	1.0 / 1.0	20μA / -0.6 mA
P <sub>0</sub> –P <sub>3</sub>	Parallel Data Inputs	1.0 / 1.0	20μA / -0.6 mA
PL	Asynchronous Parallel Load Input (Active LOW)	1.0 / 1.0	20μA / -0.6mA
Ū/D	Up/Down Count Control Input	1.0 / 1.0	20μA / -0.6mA
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs	50 / 33.3	-1mA / 20mA
RC	Ripple Clock Output (Active LOW)	50 / 33.3	-1mA / 20mA
TC	Terminal Count Output (Active HIGH)	50 / 33.3	-1mA / 20mA

#### **Functional Description**

The 74F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load  $(\overline{PL})$  input is LOW, information present on the Parallel Data inputs  $(P_0-P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{\text{CE}}$  input inhibits counting. When  $\overline{\text{CE}}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{\text{U}}/\text{D}$  input signal, as indicated in the Mode Select Table.  $\overline{\text{CE}}$  and  $\overline{\text{U}}/\text{D}$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{\text{U}}/\text{D}$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock  $(\overline{RC})$  output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies

the design of multistage counters, <u>as</u> indicated in Figure 1 and Figure 2. In Figure 1, each  $\overline{RC}$  output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse, as indicated in the  $\overline{RC}$  Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{RC}$  output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The  $\overline{\text{CE}}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figure 1 and Figure 2 doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{\text{CE}}$ .

#### **Mode Select Table**

	Inp	uts		
PL CE U/D CP				Mode
Н	L	L	~	Count Up
Н	L	Н	~	Count Down
L	Х	Х	Х	Preset (Asyn.)
Н	Н	Х	Х	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


 ☐ = LOW Pulse

# **RC** Truth Table


	Output		
CE	TC <sup>(1)</sup>	СР	RC
L	Н	ъ	и
Н	Х	Х	Н
Х	L	Х	Н

#### Note:

1. TC is generated internally.



# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 4.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
T <sub>A</sub>	Ambient Temperature Under Bias	–55°C to +125°C
T <sub>J</sub>	Junction Temperature Under Bias	–55°C to +150°C
V <sub>CC</sub>	V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
V <sub>IN</sub>	Input Voltage <sup>(2)</sup>	-0.5V to +7.0V
I <sub>IN</sub>	Input Current <sup>(2)</sup>	-30mA to +5.0mA
V <sub>O</sub>	Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
	Standard Output	–0.5V to V <sub>CC</sub>
	3-STATE Output	-0.5V to +5.5V
	Current Applied to Output in LOW State (Max.)	twice the rated I <sub>OL</sub> (mA)

#### Note:

2. Either voltage limit or current limit is sufficient to protect inputs.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
T <sub>A</sub>	Free Air Ambient Temperature	0°C to +70°C
V <sub>CC</sub>	Supply Voltage	+4.5V to +5.5V

# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input HIGH Voltage		Recognized as a HIGH Signal	2.0			V
V <sub>IL</sub>	Input LOW Voltage		Recognized as a LOW Signal			0.8	V
V <sub>CD</sub>	Input Clamp Diode Voltage	Min.	$I_{IN} = -18mA$			-1.2	V
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>	Min.	$I_{OH} = -1mA$	2.5			V
	Voltage 5% V <sub>CC</sub>			2.7			
V <sub>OL</sub>	Output LOW 10% V <sub>CC</sub> Voltage	Min.	I <sub>OL</sub> = 20mA			0.5	V
I <sub>IH</sub>	Input HIGH Current	Max.	V <sub>IN</sub> = 2.7V			5.0	μA
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	Max.	V <sub>IN</sub> = 7.0V			7.0	μA
I <sub>CEX</sub>	Output HIGH Leakage Current	Max.	V <sub>OUT</sub> = V <sub>CC</sub>			50	μA
V <sub>ID</sub>	Input Leakage Test	0.0	I <sub>ID</sub> = 1.9μA, All Other Pins Grounded	4.75			V
I <sub>OD</sub>	Output Leakage Circuit Current	0.0	V <sub>IOD</sub> = 150mV, All Other Pins Grounded			3.75	μA
I <sub>IL</sub>	Input LOW Current Max.		V <sub>IN</sub> = 0.5V (except $\overline{CE}$ )			-0.6	mA
			V <sub>IN</sub> = 0.5V ( <del>CE</del> )			-1.8	
I <sub>OS</sub>	Output Short-Circuit Current	Max.	V <sub>OUT</sub> = 0.0V	-60		-150	mA
I <sub>CC</sub>	Power Supply Voltage	Max.			38	55	mA

# **AC Electrical Characteristics**

		T <sub>A</sub> = +25°C, V <sub>CC</sub> = +5.0V, C <sub>L</sub> = 50pF			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C,$ $V_{CC} = +5.0V,$ $C_L = 50pF$		T <sub>A</sub> = 0°C to 70°C, V <sub>CC</sub> = +5.0V, C <sub>L</sub> = 50pF		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Count Frequency		100						MHz
t <sub>PLH</sub>	Propagation Delay,	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub>	5.0	8.5	11.0	5.0	13.5	5.0	12.0	
t <sub>PLH</sub>	Propagation Delay,	6.0	10.0	13.0	6.0	16.5	6.0	14.0	ns
t <sub>PHL</sub>	CP to TC	5.0	8.5	11.0	5.0	13.5	5.0	12.0	]
t <sub>PLH</sub>	Propagation Delay,	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
t <sub>PHL</sub>	CP to RC	3.0	5.0	7.0	3.0	9.0	3.0	8.0	1
t <sub>PLH</sub>	Propagation Delay,  CE to RC	3.0	5.0	7.0	3.0	9.0	3.0	8.0	ns
t <sub>PHL</sub>		3.0	5.5	7.0	3.0	9.0	3.0	8.0	1
t <sub>PLH</sub>	Propagation Delay,  U/D to RC	7.0	11.0	18.0	7.0	22.0	7.0	20.0	ns
t <sub>PHL</sub>		5.5	9.0	12.0	5.5	14.0	5.5	13.0	
t <sub>PLH</sub>	Propagation Delay,	4.0	7.0	10.0	4.0	13.5	4.0	11.0	ns
t <sub>PHL</sub>	Ū/D to TC	4.0	6.5	10.0	4.0	12.5	4.0	11.0	1
t <sub>PLH</sub>	Propagation Delay,	3.0	4.5	7.0	3.0	9.0	3.0	8.0	ns
t <sub>PHL</sub>	P <sub>n</sub> to Q <sub>n</sub>	6.0	10.0	13.0	6.0	16.0	6.0	14.0	1
t <sub>PLH</sub>	Propagation Delay,	5.0	8.5	11.0	5.0	13.0	5.0	12.0	ns
t <sub>PHL</sub>	PL to Q <sub>n</sub>	5.5	9.0	12.0	5.5	14.5	5.5	13.0	
t <sub>PLH</sub>	Propagation Delay,	5.0		14.0			5.0	15.0	ns
t <sub>PHL</sub>	P <sub>n</sub> to TC	6.5		13.0			6.0	14.0	1
t <sub>PLH</sub>	Propagation Delay,	6.5		19.0			6.5	20.0	ns
t <sub>PHL</sub>	P <sub>n</sub> to RC	6.0		14.0			6.0	15.0	1
t <sub>PLH</sub>	Propagation Delay,	8.0		16.5			8.0	17.5	ns
t <sub>PHL</sub>	PL to TC	6.0		13.5			6.0	14.5	1
t <sub>PLH</sub>	Propagation Delay,	10.0		20.0			10.0	21.0	ns
t <sub>PHL</sub>	PL to RC	9.0		15.5			9.0	16.0	1

# **AC Operating Requirements**

		T <sub>A</sub> = +2 V <sub>CC</sub> = +				$T_A = 0$ °C to 70°C, $V_{CC} = +5.0V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>S</sub> (H)	Setup Time, HIGH or LOW,	4.5		6.0		5.0		ns
t <sub>S</sub> (L)	P <sub>n</sub> to PL	4.5		6.0		5.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW,	2.0		2.0		2.0		ns
t <sub>H</sub> (L)	P <sub>n</sub> to PL	2.0		2.0		2.0		
t <sub>S</sub> (L)	Setup Time LOW, CE to CP	10.0		10.5		10.0		ns
t <sub>H</sub> (L)	Hold Time LOW, CE to CP	0		0		0		ns
t <sub>S</sub> (H)	Setup Time, HIGH or LOW,	12.0		12.0		12.0		ns
t <sub>S</sub> (L)	Ū/D to CP	12.0		12.0		12.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW,	0		0		0		ns
t <sub>H</sub> (L)	Ū/D to CP	0		0		0		
t <sub>W</sub> (L)	PL Pulse Width LOW	6.0		8.5		6.0		ns
t <sub>W</sub> (L)	CP Pulse Width LOW	5.0		7.0		5.0		ns
t <sub>REC</sub>	Recovery Time, PL to CP	6.0		7.5		6.0		ns

# **Physical Dimensions**

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 5. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

# Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




Figure 6. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

### Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 7. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

