NCS2200, NCS2200A, NCS2202, NCS2202A

Comparators, 0.85 V to 6 V, 10 μA, 1 μs, Rail-to-Rail, Open Drain and Push-Pull Outputs

The NCS2200 series is an industry first sub−one volt, low power comparator family. These devices consume only 10 μA of supply current. They are guaranteed to operate at a low voltage of 0.85 V which allows them to be used in systems that require less than 1.0 V and are fully operational up to 6.0 V which makes them convenient for use in both 3.0 V and 5.0 V systems. Additional features include no output phase inversion with overdriven inputs, internal hysteresis, which allows for clean output switching, and rail−to−rail input and output performance. The NCS2200 Series is available in complementary push−pull and open drain outputs and a variety of packages. There are two industry standard pinouts for SOT−23−5 and SC70−5 packages. The NCS2200 is also available in the tiny DFN 2x2.2 package. The NCS2200A and NCS2202A are available in a UDFN 1.2x1.0 package. See package option information in Table 1 on page 2 for more information.

Features
- Operating Voltage of 0.85 V to 6.0 V
- Rail−to−Rail Input/Output Performance
- Low Supply Current of 10 μA
- No Phase Inversion with Overdriven Input Signals
- Glitchless Transitioning in or out of Tri−State Mode
- Complementary or Open Drain Output Configuration
- Internal Hysteresis
- Propagation Delay of 1.0 μs for NCS2200
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free and are RoHS Compliant

Typical Applications
- Single Cell NiCd/NiMH Battery Powered Applications
- Automotive

End Products
- Cellphones, Smart Phones
- Alarm and Security Systems
- Personal Digital Assistants

ON Semiconductor®

**SOT−23−5 (TSOP−5)**
SN SUFFIX
CASE 483

DFN 2x2.2
SQL SUFFIX
CASE 488

SC70−5
SQ SUFFIX
CASE 419A

UDFN 1.2x1.0
MU SUFFIX
CASE 517AA

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

DEVICE MARKING INFORMATION
See general marking information in the device marking section on page 14 of this data sheet.

Table 1. COMPARATOR SELECTOR GUIDE

Output Type	Package	Pinout Style	Automotive	Device
Complementary Push−Pull	UDFN, 1.2x1.0	N/A	No	NCS2200AMUT1G
		N/A	Yes	NCV2200AMUTBG*
	SOT−23−5	1	No	NCS2200SN1T1G
		1	Yes	NCV2200SN1T1G*
		2	No	NCS2200SN2T1G
		2	Yes	NCV2200SN2T1G*
	SC70−5	2	No	NCS2200SQ2T2G
		2	Yes	NCV2200SQ2T2G*
	DFN, 2x2.2	N/A	No	NCS2200SQLT1G
Open Drain	SOT−23−5	1	No	NCS2202SN1T1G
		2	No	NCS2202SN2T1G
		2	Yes	NCV2202SN2T1G*
	SC70−5	1	No	NCS2202SQ1T2G
		2	No	NCS2202SQ2T2G
	UDFN, 1.2 x 1.0	N/A	No	NCS2202AMUTBG

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

PIN CONNECTIONS

Style 1 Pinout (SN1T1)

Style 2 Pinout (SN2T1, SQ2T2)

Figure 1. SOT−23−5 (NCS2200, NCS2202), SC70−5 (NCS2200, NCS2202)

Top View

Top View

Figure 2. DFN 2x2.2 (NCS2200)

Figure 3. UDFN 1.2x1.0 (NCS2200A/NCS2202A)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage Range (V_{CC} to V_{EE})	V_S	6.0	V
Non–inverting/Inverting Input to V_{EE}	V_{CM}	−0.2 to (V_{CC} + 0.2)	V
Operating Junction Temperature	T_J	150	°C
Operating Ambient Temperature Range 　　　　NCS2200, NCS2202, NCS2200A, NCS2202A 　　　　NCV2200, NCV2202, NCV2200A	T_A	 −40 to +105 −40 to +125	°C
Storage Temperature Range	T_{stg}	−65 to +150	°C
Output Short Circuit Duration Time (Note 1)	t_S	Indefinite	s
ESD Tolerance (Note 2) NCS2200 　　Human Body Model 　　Machine Model NCS2202 　　Human Body Model 　　Machine Model NCS2200A 　　Human Body Model 　　Machine Model NCS2202A 　　Human Body Model – all pins except output 　　Human Body Model – output pin 　　Machine Model	ESD HBM MM HBM MM HBM MM HBM HBM MM	 2000 200 2000 200 1900 200 1500 500 150	V
Thermal Resistance, Junction–to–Ambient 　　TSOP–5 　　DFN (Note 3) 　　SC70–5 　　UDFN	$R_{\theta JA}$	 238 215 283 350	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The maximum package power dissipation limit must not be exceeded.

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

2. ESD data available upon request.
3. For more information, refer to application note, AND8080/D.

NCS2200 ELECTRICAL CHARACTERISTICS (For all values V_{CC} = 0.85 V to 6.0 V, V_{EE} = 0 V, T_A = 25°C, unless otherwise noted.) (Note 4)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{HYS}	Input Hysteresis	T_A = 25°C	2.0	8.0	20	mV
V_{IO}	Input Offset Voltage	V_{CC} = 0.85 V T_A = 25°C T_A = T_{Low} to T_{High} (Note 5)	−10 −12	0.5 –	+10 +12	mV
		V_{CC} = 3.0 V T_A = 25°C T_A = T_{Low} to T_{High}	−6.0 −8.0	0.5 –	+6.0 +8.0	
		V_{CC} = 6.0 V T_A = 25°C T_A = T_{Low} to T_{High}	−5.0 −7.0	0.5 –	+5.0 +7.0	
V_{CM}	Common Mode Voltage Range		–	V_{EE} to V_{CC}	–	V
I_{LEAK}	Output Leakage Current	V_{CC} = 6.0 V	–	3.3	–	nA
I_{SC}	Output Short−Circuit Sourcing or Sinking	V_{out} = GND	–	70	–	mA
CMRR	Common Mode Rejection Ratio	V_{CM} = V_{CC}	53	65	–	dB
I_{IB}	Input Bias Current		–	1.0	–	pA
PSRR	Power Supply Rejection Ratio	ΔV_S = 2.575 V	45	55	–	dB
I_{CC}	Supply Current	V_{CC} = 0.85 V T_A = 25°C T_A = T_{Low} to T_{High} (Note 5)	– 	10 –	15 17	μA
		V_{CC} = 3.0 V T_A = 25°C T_A = T_{Low} to T_{High}	– 	10 –	15 17	
		V_{CC} = 6.0 V T_A = 25°C T_A = T_{Low} to T_{High}	– 	10 –	15 17	
V_{OH}	Output Voltage High	V_{CC} = 0.85 V, I_{source} = 0.5 mA T_A = 25°C T_A = T_{Low} to T_{High} (Note 5)	V_{CC} − 0.2 V_{CC} − 0.225	V_{CC} − 0.10 –	–	V
		V_{CC} = 3.0 V, I_{source} = 3.0 mA T_A = 25°C T_A = T_{Low} to T_{High}	V_{CC} − 0.2 V_{CC} − 0.25	V_{CC} − 0.12 –	–	
		V_{CC} = 6.0 V, I_{source} = 5.0 mA T_A = 25°C T_A = T_{Low} to T_{High}	V_{CC} − 0.2 V_{CC} − 0.25	V_{CC} − 0.12 –	–	
V_{OL}	Output Voltage Low	V_{CC} = 0.85 V, I_{sink} = 0.5 mA T_A = 25°C T_A = T_{Low} to T_{High} (Note 5)	– 	V_{EE} + 0.10 –	V_{EE} + 0.2 V_{EE} + 0.225	V
		V_{CC} = 3.0 V, I_{sink} = 3.0 mA T_A = 25°C T_A = T_{Low} to T_{High}	– 	V_{EE} + 0.12 –	V_{EE} + 0.2 V_{EE} + 0.25	
		V_{CC} = 6.0 V, I_{sink} = 5.0 mA T_A = 25°C T_A = T_{Low} to T_{High}	– 	V_{EE} + 0.12 –	V_{EE} + 0.2 V_{EE} + 0.25	
t_{PHL}	Propagation Delay, High−to−Low	20 mV Overdrive, C_L = 15 pF	–	1080	–	ns
t_{PLH}	Propagation Delay, Low−to−High	20 mV Overdrive, C_L = 15 pF	–	900	–	ns
t_{FALL}	Output Fall Time	V_{CC} = 6.0 V, C_L = 50 pF	–	13	–	ns
t_{RISE}	Output Rise Time	V_{CC} = 6.0 V, C_L = 50 pF	–	8.0	–	ns
t_{PU}	Powerup Time		–	35	–	μs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. The limits over the extended temperature range are guaranteed by design only.
5. NCS2200: T_{Low} = −40°C, T_{High} = +105°C; NCV2200: T_{Low} = −40°C, T_{High} = +125°C

NCS2202 ELECTRICAL CHARACTERISTICS (For all values V_{CC} = 0.85 V to 6.0 V, V_{EE} = 0 V, T_A = 25°C, R_{pullup} = 10 kΩ, unless otherwise noted.) (Note 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{HYS}	Input Hysteresis	T_A = 25°C	2.0	8.0	20	mV
V_{IO}	Input Offset Voltage	V_{CC} = 0.85 V T_A = 25°C T_A = T_{Low} to T_{High} (Note 7)	−10 −12	0.5 −	+10 +12	mV
		V_{CC} = 3.0 V T_A = 25°C T_A = T_{Low} to T_{High}	−6.0 −8.0	0.5 −	+6.0 +8.0	
		V_{CC} = 6.0 V T_A = 25°C T_A = T_{Low} to T_{High}	−5.0 −7.0	0.5 −	+5.0 +7.0	
V_{CM}	Common Mode Voltage Range		−	V_{EE} to V_{CC}	−	V
I_{LEAK}	Output Leakage Current	V_{CC} = 6.0 V	−	3.3	−	nA
I_{SC}	Output Short−Circuit Sourcing or Sinking	V_{out} = GND	−	70	−	mA
CMRR	Common Mode Rejection Ratio	V_{CM} = V_{CC}	53	65	−	dB
I_{IB}	Input Bias Current		−	1.0	−	pA
PSRR	Power Supply Rejection Ratio	ΔV_S = 2.575 V	45	55	−	dB
I_{CC}	Supply Current	V_{CC} = 0.85 V T_A = 25°C T_A = T_{Low} to T_{High} (Note 7)	− 	10 −	15 17	μA
		V_{CC} = 3.0 V T_A = 25°C T_A = T_{Low} to T_{High}	− 	10 −	15 17	
		V_{CC} = 6.0 V T_A = 25°C T_A = T_{Low} to T_{High}	− 	10 −	15 17	
V_{OL}	Output Voltage Low	V_{CC} = 0.85 V, I_{sink} = 0.5 mA T_A = 25°C T_A = T_{Low} to T_{High} (Note 7)	− 	V_{EE} + 0.10 −	V_{EE} + 0.2 V_{EE} + 0.225	V
		V_{CC} = 3.0 V, I_{sink} = 3.0 mA T_A = 25°C T_A = T_{Low} to T_{High}	− 	V_{EE} + 0.12 −	V_{EE} + 0.2 V_{EE} + 0.25	
		V_{CC} = 6.0 V, I_{sink} = 5.0 mA T_A = 25°C T_A = T_{Low} to T_{High}	− 	V_{EE} + 0.12 −	V_{EE} + 0.2 V_{EE} + 0.25	
t_{PHL}	Propagation Delay, High−to−Low	20 mV Overdrive, C_L = 15 pF	−	1000	−	ns
t_{PLH}	Propagation Delay, Low−to−High	20 mV Overdrive, C_L = 15 pF	−	800	−	ns
t_{FALL}	Output Fall Time	V_{CC} = 6.0 V, C_L = 50 pF	−	6.0	−	ns
t_{RISE}	Output Rise Time	V_{CC} = 6.0 V, C_L = 50 pF	−	260	−	ns
t_{PU}	Powerup Time		−	35	−	μs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
6. The limits over the extended temperature range are guaranteed by design only.
7. NCS2202: T_{Low} = −40°C, T_{High} = +105°C; NCV2202: T_{Low} = −40°C, T_{High} = +125°C

trueen# NCS2200, NCS2200A, NCS2202, NCS2202A

NCS2200A ELECTRICAL CHARACTERISTICS (For all values V_{CC} = 0.85 V to 6.0 V, V_{EE} = 0 V, T_A = 25°C, unless otherwise noted.) (Note 8)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{HYS}	Input Hysteresis	T_A = 25°C	2.0	4.5	20	mV
V_{IO}	Input Offset Voltage	V_{CC} = 0.85 V T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 −10 −12	 0.5 −	 +10 +12	mV
		V_{CC} = 3.0 V T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 −6.0 −8.0	 0.5 −	 +6.0 +8.0	
		V_{CC} = 6.0 V T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 −5.0 −7.0	 0.5 −	 +5.0 +7.0	
V_{CM}	Common Mode Voltage Range		−	V_{EE} to V_{CC}	−	V
I_{SC}	Output Short–Circuit Sourcing or Sinking	V_{out} = GND	−	60	−	mA
CMRR	Common Mode Rejection Ratio	$V_{CM} = V_{CC}$	53	70	−	dB
I_{IB}	Input Bias Current		−	1.0	−	pA
PSRR	Power Supply Rejection Ratio	ΔV_S = 2.575 V	45	80	−	dB
I_{CC}	Supply Current	V_{CC} = 0.85 V T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 − −	 7.5 −	 15 17	μA
		V_{CC} = 3.0 V T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 − −	 8.0 −	 15 17	
		V_{CC} = 6.0 V T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 − −	 9.0 −	 15 17	
V_{OH}	Output Voltage High	V_{CC} = 0.85 V, I_{source} = 0.5 mA T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 V_{CC} − 0.25 V_{CC} − 0.275	 V_{CC} − 0.10 −	 − 	V
		V_{CC} = 3.0 V, I_{source} = 3.0 mA T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 V_{CC} − 0.3 V_{CC} − 0.35	 V_{CC} − 0.12 −	 − 	
		V_{CC} = 6.0 V, I_{source} = 5.0 mA T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 V_{CC} − 0.3 V_{CC} − 0.35	 V_{CC} − 0.12 −	 − 	
V_{OL}	Output Voltage Low	V_{CC} = 0.85 V, I_{sink} = 0.5 mA T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 − 	 V_{EE} + 0.10 −	 V_{EE} + 0.25 V_{EE} + 0.275	V
		V_{CC} = 3.0 V, I_{sink} = 3.0 mA T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 − 	 V_{EE} + 0.12 −	 V_{EE} + 0.3 V_{EE} + 0.35	
		V_{CC} = 6.0 V, I_{sink} = 5.0 mA T_A = 25°C $T_A = T_{LOW}$ to T_{HIGH}	 − 	 V_{EE} + 0.12 −	 V_{EE} + 0.3 V_{EE} + 0.35	
t_{PHL}	Propagation Delay, High–to–Low	20 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	625	−	ns
t_{PLH}	Propagation Delay, Low–to–High		−	750	−	ns
t_{FALL}	Output Fall Time	V_{CC} = 6.0 V, C_L = 50 pF (Note 9)	−	22	−	ns
t_{RISE}	Output Rise Time	V_{CC} = 6.0 V, C_L = 50 pF (Note 9)	−	20	−	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
8. The limits over the extended temperature range are guaranteed by design only.
9. Input signal: 1 kHz, squarewave signal with 10 ns edge rate.
10. NCS2200A: T_{LOW} = −40°C, T_{HIGH} = +105°C; NCV2200A: T_{LOW} = −40°C, T_{HIGH} = +125°C.

NCS2202A ELECTRICAL CHARACTERISTICS (For all values V_{CC} = 0.85 V to 6.0 V, V_{EE} = 0 V, T_A = 25°C, R_{pullup} = 10 kΩ, unless otherwise noted.) (Note 11)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{HYS}	Input Hysteresis	T_A = 25°C	2.0	4.5	20	mV
V_{IO}	Input Offset Voltage	V_{CC} = 0.85 V T_A = 25°C T_A = −40°C to 105°C	 −10 −12	 0.3 −	 +10 +12	mV
		V_{CC} = 3.0 V T_A = 25°C T_A = −40°C to 105°C	 −6.0 −8.0	 0.4 −	 +6.0 +8.0	
		V_{CC} = 6.0 V T_A = 25°C T_A = −40°C to 105°C	 −5.0 −7.0	 0.4 −	 +5.0 +7.0	
V_{CM}	Common Mode Voltage Range		−	V_{EE} to V_{CC}	−	V
I_{SC}	Output Short–Circuit Sourcing or Sinking	V_{out} = GND	−	60	−	mA
CMRR	Common Mode Rejection Ratio	V_{CM} = V_{CC}	53	80	−	dB
I_{IB}	Input Bias Current		−	1.0	−	pA
PSRR	Power Supply Rejection Ratio	ΔV_S = 2.575 V	45	80	−	dB
I_{CC}	Supply Current	V_{CC} = 0.85 V T_A = 25°C T_A = −40°C to 105°C	 − 	 7.5 −	 15 17	μA
		V_{CC} = 3.0 V T_A = 25°C T_A = −40°C to 105°C	 − 	 8.0 −	 15 17	
		V_{CC} = 6.0 V T_A = 25°C T_A = −40°C to 105°C	 − 	 9.0 −	 15 17	
V_{OL}	Output Voltage Low	V_{CC} = 0.85 V, I_{sink} = 0.5 mA T_A = 25°C T_A = −40°C to 105°C	 − 	 V_{EE} + 0.14 −	 V_{EE} + 0.25 V_{EE} + 0.275	V
		V_{CC} = 3.0 V, I_{sink} = 3.0 mA T_A = 25°C T_A = −40°C to 105°C	 − 	 V_{EE} + 0.18 −	 V_{EE} + 0.3 V_{EE} + 0.35	
		V_{CC} = 6.0 V, I_{sink} = 5.0 mA T_A = 25°C T_A = −40°C to 105°C	 − 	 V_{EE} + 0.20 −	 V_{EE} + 0.3 V_{EE} + 0.35	
t_{PHL}	Propagation Delay – High to Low	20 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	580	−	ns
		50 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	350	−	
		100 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	220	−	
t_{PLH}	Propagation Delay – Low to High	20 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	550	−	ns
		50 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	400	−	
		100 mV Overdrive, C_L = 15 pF, V_{CC} = 2.85 V	−	340	−	
t_{FALL}	Output Fall Time	V_{CC} = 6.0 V, C_L = 50 pF (Note 12)	−	5.0	−	ns
t_{RISE}	Output Rise Time	V_{CC} = 6.0 V, C_L = 50 pF (Note 12)	−	235	−	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

11. The limits over the extended temperature range are guaranteed by design only.
12. Input signal: 1 kHz, squarewave signal with 10 ns edge rate.

Figure 1. NCS2200 Series Supply Current versus Temperature

Figure 2. NCS2200 Series Supply Current versus Output Transition Frequency

Figure 3. NCS2200 Series Supply Current versus Supply Voltage

Figure 4. NCS2200 Output Voltage High State versus Output Source Current

Figure 5. NCS2200 Series Output Voltage Low State versus Output Sink Current

Figure 6. NCS2200 Series Output Voltage Low State versus Temperature

Figure 7. NCS2200 Series Output Voltage High State versus Temperature

Figure 8. NCS2200 Series Propagation Delay versus Temperature

Figure 9. NCS2200 Series Output Response Time versus Supply Voltage

Figure 10. NCS2200 Series Propagation Delay versus Input Overdrive

Figure 11. NCS2200 Series Propagation Delay versus Input Overdrive

Figure 12. NCS2200 Series Powerup Delay

Figure 13. NCS2200 Series Input Common Mode Voltage Range versus Supply Voltage

Figure 14. NCS2202 Output Leakage Current versus Output Voltage

Figure 15. Input Bias Current versus Temperature

OPERATING DESCRIPTION

The NCS2200 series is an industry first sub–one volt, low power comparator family. This series is designed for rail–to–rail input and output performance. These devices consume only 10 μA of supply current while achieving a typical propagation delay of 1.1 μs at a 20 mV input overdrive. Figures 10 and 11 show propagation delay with various input overdrives. This comparator family is guaranteed to operate at a low voltage of 0.85 V up to 6.0 V. This is accomplished by the use of a modified analog CMOS process that implements depletion MOSFET devices. The common–mode input voltage range extends 0.1 V beyond the upper and lower rail without phase inversion or other adverse effects. This series is available in the SOT–23–5

package. Additionally, the NCS2200 device is available in the tiny DFN 2x2.2 package and the SC70–5 package. NCS2200A is available in UDFN package.

Output Stage

The NCS2200 has a complementary P and N Channel output stage that has capability of driving a rail–to–rail output swing with a load ranging up to 5.0 mA. It is designed such that shoot–through current is minimized while switching. This feature eliminates the need for bypass capacitors under most circumstances.

The NCS2202 has an open drain N–channel output stage that can be pulled up to 6.0 V (max) with an external resistor. This facilitates mixed voltage system applications.

Figure 16. NCS2200/NCS2200A Complementary Push–Pull Output

Figure 17. NCS2202/NCS2202A Open Drain Output Configuration

The oscillation frequency can be programmed as follows:

$$f = \frac{1}{T} = \frac{1}{2.2\, R_X C_X}$$

Figure 18. Schmitt Trigger Oscillator

The resistor divider R_1 and R_2 can be used to set the magnitude of the input pulse. The pulse width is set by adjusting C_1 and R_3.

Figure 19. One−Shot Multivibrator

This circuit converts 5 V logic to 3 V logic. Using the NCS2202/A allows for full 5 V logic swing without creating overvoltage on the 3 V logic input.

Figure 20. Logic Level Translator

Figure 21. Zero−Crossing Detector

ORDERING INFORMATION

Device	Pinout Style	Output Type	Package	Shipping[†]
NCS2200AMUT1G	N/A	Complementary Push–Pull	UDFN (Pb–Free)	3000 / Tape & Reel
NCV2200AMUTBG*	N/A	Complementary Push–Pull	UDFN (Pb–Free)	3000 / Tape & Reel
NCS2200SN1T1G	1	Complementary Push–Pull	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCV2200SN1T1G*	1	Complementary Push–Pull	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCS2200SN2T1G	2	Complementary Push–Pull	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCV2200SN2T1G*	2	Complementary Push–Pull	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCS2200SQ2T2G	2	Complementary Push–Pull	SC70–5 (Pb–Free)	3000 / Tape & Reel
NCV2200SQ2T2G*	2	Complementary Push–Pull	SC70–5 (Pb–Free)	3000 / Tape & Reel
NCS2200SQLT1G	N/A	Complementary Push–Pull	DFN, 2x2.2 (Pb–Free)	3000 / Tape & Reel
NCS2202SN1T1G	1	Open Drain	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCS2202SN2T1G	2	Open Drain	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCV2202SN2T1G*	2	Open Drain	SOT–23–5 (TSOP–5) (Pb–Free)	3000 / Tape & Reel
NCS2202SQ1T2G	1	Open Drain	SC70–5 (Pb–Free)	3000 / Tape & Reel
NCS2202SQ2T2G	2	Open Drain	SC70–5 (Pb–Free)	3000 / Tape & Reel
NCS2202AMUTBG	N/A	Open Drain	UDFN (Pb–Free)	3000 / Tape & Reel

This device contains 93 active transistors.

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

NCS2200, NCS2200A, NCS2202, NCS2202A

MARKING DIAGRAMS

SOT−23−5
(TSOP−5)
SN SUFFIX
CASE 483

```
5  ┌─┐   ┌─┐
   │     CAx AYW■ │
   │     ●    ■   │
1  └─┘ └─┘ └─┘
```

x = I for NCS2200SN1T1
    J for NCS2200SN2T1
    M for NCS2202SN1T1
    N for NCS2202SN2T1
A = Assembly Location
Y = Year
W = Work Week
■ = Pb−Free Package

(Note: Microdot may be in either location)

SC70−5
SQ SUFFIX
CASE 419A

```
5  ┌─┐   ┌─┐
   │     CBx M■ │
   │     ○    ■ │
1  └─┘ └─┘ └─┘
```

CBx = Specific Device Code
x = A for NCS2200SQ2T2
    D for NCS2202SQ1T2G
    E for NCS2202SQ2T2G
M = Date Code*
■ = Pb−Free Package

(Note: Microdot may be in either location)

*Date Code orientation, position, and underbar may vary depending upon manufacturing location.

DFN6 2x2.2
SQL SUFFIX
CASE 488

```
1  ┌───────┐
   │ ●     │
   │ CB M■ │
   │    ■  │
   └───────┘
```

CB = Specific Device Code
M = Date Code*
■ = Pb−Free Package

(Note: Microdot may be in either location)

*Date Code overbar and underbar may vary depending upon manufacturing location.

UDFN6 1.2x1.0
MU SUFFIX
CASE 517AA

```
   ┌───────┐
   │  x M  │
   │     ■ │
1  │ ●     │
   └───────┘
```

(Top View)

x S for Specific Device Code
   V for NCS2202A (V with 180° Rotation)
M = Date Code
■ = Pb−Free Package

SC−88A (SC−70−5/SOT−353)
CASE 419A−02
ISSUE M

DATE 11 APR 2023

SCALE 2:1

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETERS

3. 419A−01 OBSOLETE. NEW STANDARD 419A−02

4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.

5X b

⊕ 0.2 Ⓜ B Ⓜ

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.80	0.95	1.10
A1	---	---	0.10
A3	0.20 REF		
b	0.10	0.20	0.30
c	0.10	---	0.25
D	1.80	2.00	2.20
E	2.00	2.10	2.20
E1	1.15	1.25	1.35
e	0.65 BSC		
L	0.10	0.15	0.30

RECOMMENDED
MOUNTING FOOTPRINT

* For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXM▪

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

STYLE 1:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 2:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 3:
PIN 1. ANODE 1
2. N/C
3. ANODE 2
4. CATHODE 2
5. CATHODE 1

STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:
PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 6:
PIN 1. EMITTER 2
2. BASE 2
3. EMITTER 1
4. COLLECTOR
5. COLLECTOR 2/BASE 1

STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:
PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. ANODE
5. ANODE

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	**98ASB42984B**		
DESCRIPTION:	**SC−88A (SC−70−5/SOT−353)**		**PAGE 1 OF 1**

TSOP−5
CASE 483
ISSUE N

DATE 12 AUG 2020

5
1
SCALE 2:1

NOTE 5

D 5X

2X ⌖ 0.10 T

⊕ 0.20 C A B

2X ⌓ 0.20 T

B

5   4

1● 2 3

S

B

G

A

A

TOP VIEW

K

M

DETAIL Z

⌓ 0.05

H

C

C SEATING PLANE

SIDE VIEW

J

DETAIL Z

END VIEW

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

| DIM | MILLIMETERS | |
	MIN	MAX
A	2.85	3.15
B	1.35	1.65
C	0.90	1.10
D	0.25	0.50
G	0.95 BSC	
H	0.01	0.10
J	0.10	0.26
K	0.20	0.60
M	0 °	10 °
S	2.50	3.00

SOLDERING FOOTPRINT*

$\frac{1.9}{0.074}$

$\frac{0.95}{0.037}$

$\frac{2.4}{0.094}$

$\frac{1.0}{0.039}$

$\frac{0.7}{0.028}$

SCALE 10:1 $\left(\frac{mm}{inches}\right)$

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

5

XXXAYW▪

● ▪

1

Analog

5

XXX M▪

● ▪

1

Discrete/Logic

XXX = Specific Device Code
A   = Assembly Location
Y   = Year
W   = Work Week
▪   = Pb−Free Package

XXX = Specific Device Code
M   = Date Code
▪   = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOP−5		PAGE 1 OF 1

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

DFN6 2x2.2 mm
CASE 488–03
ISSUE G

DATE 06 FEB 2006

SCALE 4:1

PIN ONE REFERENCE

TOP VIEW

2X △ 0.10 C

2X △ 0.10 C

DETAIL B

// 0.10 C

6X △ 0.08 C

SIDE VIEW

C SEATING PLANE

0.10 C A B
0.05 C   NOTE 3

DETAIL A
∅ D2

6X L

BOTTOM VIEW

0.10 C A B
0.05 C   NOTE 3

EDGE OF PACKAGE

L1

DETAIL A
Bottom View
(Optional)

MOLD CMPD

EXPOSED Cu

A1

DETAIL B
Side View
(Optional)

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TERMINAL b MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE EDGE.
6. DETAILS A AND B SHOW OPTIONAL VIEWS FOR END OF TERMINAL LEAD AT EDGE OF PACKAGE AND SIDE EDGE OF PACKAGE.

| DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.00	0.03	0.05
A3	0.20 REF		
b	0.20	0.25	0.30
b1	0.30	0.35	0.40
D	2.00 BSC		
D2	0.40	0.50	0.60
E	2.20 BSC		
e	0.65 BSC		
L	0.30	0.35	0.40
L1	0.00	0.05	0.10

GENERIC
MARKING DIAGRAM*

xxM

xx = Specific Device Code
M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking.

SOLDERING FOOTPRINT*

$\frac{0.50}{0.020}$

$\frac{0.65}{0.025}$

$\frac{0.40}{0.016}$

$\frac{0.50}{0.020}$

$\frac{1.9}{0.075}$

$\frac{0.65}{0.025}$

SCALE 10:1

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON04199D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFN6 2 X 2.2 X 0.9 X 0.65P		PAGE 1 OF 1

UDFN6, 1.2x1.0, 0.4P
CASE 517AA
ISSUE D

DATE 03 SEP 2010

SCALE 8:1

1

EDGE OF PACKAGE

DETAIL A
Bottom View
(Optional)

L1

PIN ONE
REFERENCE

TOP VIEW

2X | △ | 0.10 | C |

2X | △ | 0.10 | C |

EXPOSED Cu   MOLD CMPD

A3

A1

DETAIL B
Side View
(Optional)

| ⟋ | 0.10 | C |

(A3)

A

10X | △ | 0.08 | C |

SIDE VIEW

A1

SEATING PLANE

C

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS | |
	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.127 REF	
b	0.15	0.25
D	1.20 BSC	
E	1.00 BSC	
e	0.40 BSC	
L	0.30	0.40
L1	0.00	0.15
L2	0.40	0.50

GENERIC
MARKING DIAGRAM*

X M
●

X = Specific Device Code
M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ▪ ", may or may not be present.

5X L

1   3

L2

6X b | ⊕ | 0.10 | C | A | B |
| | 0.05 | C | NOTE 3 |

6   4

e

BOTTOM VIEW

MOUNTING FOOTPRINT*

6X
0.42

6X
0.22

0.40
PITCH

1.07

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| **DOCUMENT NUMBER:** | **98AON22068D** | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
| **DESCRIPTION:** | **6 PIN UDFN, 1.2X1.0, 0.4P** | | **PAGE 1 OF 1** |

ADDITIONAL INFORMATION

◊