Am27S06/27S07

64-Bit Noninverting-Output Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit low power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27S07/07A) or with open collector outputs (Am27S06/06A)
- Electrically tested and optically inspected die for the assemblers of hybrid products

GENERAL DESCRIPTION

The Am27S06/06A and Am27S07/07A are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and open collector OR tieable outputs or three-state outputs.


An active LOW Write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D₀ to

D₃ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs O_0 to O_3 .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

BLOCK DIAGRAM



MODE SELECT TABLE

Input		Data Output			
ĊS	WE	Status O ₀₋₃	Mode		
L	L	Output Disabled	Write		
L	Ĥ	Selected Word	Read		
Н	Х	Output Disabled	Deselect		


H = HIGH L = LOW X = Don't Care


PRODUCT SELECTOR GUIDE

Access Time	25 ns	30 ns	35 ns	50 ns	
Icc	100 mA	105 mA	100 mA	105 mA	
Temperature Range	С	М	С	М	
Open Collector Part Number	27S	06A	275	506	
Three-State Part Number	278	07A	27S07		

Publication # Rev. Amendment
03205 D /0
Issue Date: May 1986

CONNECTION DIAGRAM Top View






^{*}Also available in 16-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Open-Collector, Noninverting-Output Bipolar RAM Am27S07

Three-State, Noninverting-Output Bipolar RAM

Valid Combinations				
AM27S06				
AM27S06A	PC, PCB,			
AM27S07	DC, DCB			
Am27S07A				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations					
AM27S06	/BEA.				
AM27S06A	/BFA.				
AM27S07	/B2C				
AM27S07A	7,020				

Three-State, Noninverting-Output Bipolar RAM

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +7.0 V
DC Voltage Applied to Outputs0.5 V to +Vcc Max.
DC Input Voltage0.5 V to +5.5 V
Output Current into Outputs20 mA
DC Input Current30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter	Parameter					27S06/27 306A/275		
Symbol	Description	Description Test Conditions				Тур.	Max.	Units
VOH Output HIGH Voltage		V _{CC} = Min.	I _{OH} = -5.2 mA	COM'L	2.4			T
(14010 2)	Voltage	VIN = VIH or VIL	IOH = -2.0 mA	MIL	2.4	3.2	1 1	Volts
VOL	Output LOW	V _{CC} = Min.,	IOL = 16 mA			350	450	
	Voltage	VIN = VIH or VIL	IOL = 20 mA		1	380	500	mV
V _{IH}	Input HIGH Level Guaranteed Inp		gical HIGH	COM'L	2.0		1	
- 111	input filalit Level	Voltage for All Input	s (Note 3)	MIL	2.1			
VIL	Input LOW Level	Guaranteed Input Lo		COM'L	<u> </u>		0.8	Volts
- 12	put 2517 26161	Voltage for All Input	s (Note 3)	MIL			0.8	
lıL.	Input LOW Current	V _{CC} = Max.,	WE, D ₀ -D ₃ , A ₀ -A ₃			-15	-250	
	<u> </u>	V _{IN} = 0.40 V				-30	-250	μΑ
IH	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.	V _{CC} = Max., V _{IN} = 2.7 V			0	10	μА
SC (Note 2)	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0 V (Note	4)		-20	-45	-90	
cc	Power Supply	All Inputs = GND		COM'L		75	100	mA
	Current	V _{CC} = Max.		MIL		75	105	
/CL	input Clamp Voltage	V _{CC} = Min., I _{IN} = -18	V _{CC} = Min., I _{IN} = -18 mA			-0.85	-1.2	Volts
CEX	Output Leakage	VOS = VIH or VWE=V VOUT = 2.4 V, VCC =	IL Max.			0	40	
Current		VCS = V _{IH} or VWE = V _{IL} V _{OUT} = 0.4 V, V _{CC} = Max. (Note 2)			-40	0		μΑ

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

2. This applies to three-state devices only.

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Not more than one cutput should be shorted at a time. Duration of the short circuit should not be more than one second.

5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_A = T_C = T_J$. $\theta_{\rm JA} \approx 50^{\circ} {\rm fw}$ (with moving air) for Ceramic DIP.


 $\theta_{\rm JC} \approx 10-17^{\circ}$ for Flatpack and leadless chip carrier.


^{*}See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM

KEY TO SWITCHING WAVEFORMS





KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

			m27S06	A/27S0	7A		Am27S0	6/2750	7		
			C Devices M De		vices	es C Devices		M Devices		1	
No. Parameter Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
1 2	t _{PLH} (A)	Delay from Address to Output		25		30		35		50	ns
3	t _{PZH} (CS)	Delay from Chip Select (LOW) to Active Output and Correct Data		15		20		17		25	ns
5	t _{PZH} (WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery-See Note 1)		20		25		35		40	ns
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
8	t _h (A)	Hold Time Address (After Termination of Write)	0		0		0		0		ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	20		25		25		25		ns
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
11	t _{pw} (₩Ē)	MIN Write Enable Width Pulse to Insure Write	20		25		25		25		ns
12 13	t _{PHZ} (CS) t _{PLZ} (CS)	Delay from Chip Select (HIGH) to inactive Output (HI-Z)		15		20		17		25	ns
14 15	t _{PLZ} (WE) t _{PHZ} (WE)	Delay from Write Enable (LOW) to Inactive Output (HI-Z)		20		25		25		35	ns

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)


2. tp_H(A) and tpH_(A) are tested with S₁ closed and CL = 30 pF with both input and output timing referenced to 1.5 V.

3. For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}), tp_Z(WE), tp_Z(WE), tp_Z(WE) and tpZL(WE) are measured with S₁ closed and CL = 30 pF and with both the input and output timing referenced to 1.5 V.

4. For 3-state output, tp_H(WE) and tpZH(CS) are measured with S₁ open, CL = 30 pF and with both the input and output timing referenced to 1.5 V. tpZL(WE) and tpZL(CS) are measured with S₁ closed, CL = 30 pF and with both the input and output timing referenced to 1.5 V. tpHZ(WE) and tpHZ(CS) are measured with S₁ open and CL ≤ 5 pF and are measured between the 1.5 V level on the input to the Volume Sign Welley on the output to yellow and to yellow the Volume Sign Welley on the put to the Volume Sign Welley on the put to the Volume Sign Welley on the Volume Sign was the Volume Sign Welley on the volume to yellow the Volume Sign Welley on the volume to yellow the Volume Sign Welley on the Volume Sign was the Volume Sign Welley on the Volume Sign was the Volume Sign Welley on the volume to yellow the Volume Sign Welley on the Volume Sign was the Volume Sign Welley was the Volume Sign Welley was the Volume Sign Welley on the Volume Sign Welley was the Volume on the input to the $V_{OL} - 500$ mV level on the output, $t_{DL} = 200$ mV level on the input and the $V_{OL} + 500$ mV level on the output.


*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS



Write Mode
(CS = LOW unless otherwise noted)

Write Cycle Timing. The cycle in initiated by an address change. After $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S07A/07) while the write enable is LOW.



Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27S07/07A disabled output is "OFF", represented by a single center line. For the Am27S06A/06 disabled output is HIGH.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
VOH	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
VIL	1, 2, 3
lıL	1, 2, 3
IIH	1, 2, 3
^I sc	1, 2, 3
Icc	1, 2, 3
V _{CL}	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

Ņo.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups	
. 1	t _{PLH} (A)	9, 10, 11	9	+ (D)	0 10 11	
2	t _{PHL} (A)] 9, 10, 11	9	t _s (DI)	9, 10, 11	
3	t _{PZH} (CS)	9, 10, 11	10	10 t _h (DI)	t _h (DI) 9, 1	9, 10, 11
4	t _{PZL} (CS)					
5	t _{PZH} (WE)	9, 10, 11	11	4.405	0 40 44	
6	t _{PZL} (WE)	9, 10, 11	• •	t _{pw} (WE)	9, 10, 11	
7	4 (4)	9, 10, 11	12	t _{PHZ} (CS)	0 10 11	
	t _S (A)	9, 10, 11	13	t _{PLZ} (CS)	9, 10, 11	
8	t _h (A)	9, 10, 11	14	t _{PLZ} (WE)	9, 10, 11	
		Γ	15	t _{PHZ} (WE)		

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.