# 2x2 Antenna SWITCH GaAs MMIC

+2.5~+5.5V

23dB

#### ■GENERAL DESCRIPTION

NJG1544HC3 is a 2x2 antenna switch IC designed for the IEEE 802.11b or 802.11g (2.4GHz band) wireless LAN application.

This device includes logic decoder function, and can be operated by 2 bits signal to control Tx/Rx and ANT1/ANT2 switching.

This switch features high isolation and low loss. The ultra small & ultra thin USB10-C3 package is adopted.


## **FEATURES**

Single low voltage controlLow insertion loss

- High isolation
- •Handling power (TX port)
- •Low current consumption
- Oltra small & ultra thin package

## **PIN CONFIGURATION**

#### USB10-C3 Type (TOP VIEW)



# **TRUTH TABLE**

"H"=VCTL(H) "L"=VCTL(L) "X"="H" or "L" (Don't care)

| PASS    | CONTROL SIGNAL |      |  |
|---------|----------------|------|--|
|         | CTL1           | CTL2 |  |
| RX-ANT2 | L              | L    |  |
| RX-ANT1 | L              | Н    |  |
| TX-ANT2 | Н              | Х    |  |

# PACKAGE OUTLINE



NJG1544HC3

0.35dB typ. @TX-ANT2,f=2.5GHz, P<sub>IN</sub>=20dBm

typ. @f=2.5GHz, P<sub>IN</sub>=20dBm

USB10-C3 (Package size: 1.5x2.0x0.75mm)

28dBm max. @f=2.5GHz, V<sub>DD</sub>=2.7V

120uA typ. @f=2.5GHz

0.50dB typ. @RX-ANT1,RX-ANT2,f=2.5GHz, P<sub>IN</sub>=10dBm

# ■ABSOLUTE MAXIMUM RATINGS

| PARAMETER         | SYMBOL           | CONDITIONS   | RATINGS  | UNITS |
|-------------------|------------------|--|----------|-------|
| Input Power       | P <sub>in</sub>  | TX, ANT2 Terminal, $V_{DD}$ =2.7V, $V_{CTL}$ =0/2.7V | 30       | dBm   |
|                   |                  | RX, ANT1 Terminal, $V_{DD}$ =2.7V, $V_{CTL}$ =0/2.7V | 25       | dBm   |
| Supply Voltage    | $V_{DD}$         | V <sub>DD</sub> Terminal                             | 7.5      | V     |
| Control Voltage   | V <sub>CTL</sub> | CTL1, CTL2 Terminal                                  | 7.5      | V     |
| Power Dissipation | P <sub>D</sub>   | At on PCB board                                      | 135      | mW    |
| Operating Temp.   | T <sub>opr</sub> |  | -40~+85  | °C    |
| Storage Temp.     | T <sub>stg</sub> |  | -55~+125 | °C    |

## ■ELECTRICAL CHARACTERISTICS

General conditions:  $V_{DD}$ =2.7V,  $V_{CTL}$ =0/2.7V,  $Z_{S}$ = $Z_{I}$ =50 $\Omega$ ,  $T_{a}$ =25°C Tested on PCB circuit as shown below.

| Insertion loss of each connectors, striplines, and capacitors are excluded. |  |
|---|--|
|---|--|


| PARAMETERS                   | SYMBOL               | CONDITIONS  | MIN | TYP  | MAX  | UNITS |
|------------------------------|----------------------|---|-----|------|------|-------|
| Supply voltage               | VDD                  |   | 2.5 | 2.7  | 5.5  | V     |
| Operating current            | IDD                  | f=2.5GHz  | -   | 120  | 150  | uA    |
| Control voltage (LOW)        | V <sub>CTL (L)</sub> |   | 0   | -    | 0.8  | V     |
| Control voltage (HIGH)       | V <sub>CTL (H)</sub> |   | 2.0 | -    | VDD  | V     |
| Control current              | I <sub>CTL</sub>     | f=2.5GHz  | -   | 30   | 40   | uA    |
| Insertion loss 1             | LOSS1                | TX-ANT2, f=2.5GHz, P <sub>IN</sub> =20dBm             | -   | 0.35 | 0.65 | dB    |
| Insertion loss 2             | LOSS2                | RX-ANT1, RX-ANT2, f=2.5GHz,<br>P <sub>IN</sub> =10dBm | -   | 0.5  | 0.8  | dB    |
| Isolation 1                  | ISL1                 | TX-ANT2, f=2.5GHz, Pin=20dBm                          | 20  | 23   | -    | dB    |
| Isolation 2                  | ISL2                 | RX-ANT1, RX-ANT2, f=2.5GHz,<br>Pin=10dBm              | 20  | 23   | -    | dB    |
| Pin at 1dB compression point | $P_{-1dB}$           | TX-ANT2, f=2.5GHz                                     | 26  | 28   | -    | dBm   |
| VSWR                         | VSWR                 | f=0.1~2.5GHz, ON State                                | -   | 1.1  | 1.3  |       |
| Switching time               | T <sub>sw</sub>      | f=0.1~2.5GHz  | -   | 200  | 300  | ns    |

# **TERMINAL INFORMATION**

| No. | SYMBOL | DESCRIPTION  |
|-----|--------|--|
| 1   | ANT1   | RF receiving port. An external capacitor of around 56pF is required to block DC voltage ( $V_{DD}$ ).  |
| 2   | CTL1   | Control voltage input terminal. This terminal is set to High-Level $(+2V \sim V_{DD})$ or Low-Level $(0 \sim +0.8V)$ .   |
| 3   | CTL2   | Control voltage input terminal. This terminal is set to High-Level $(+2V \sim V_{DD})$ or Low-Level $(0 \sim +0.8V)$ .   |
| 4   | ANT2   | RF transmitting/receiving port. An external capacitor of 56pF is required to block DC voltage ( $V_{DD}$ ).  |
| 5   | GND    | Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.   |
| 6   | ТХ     | RF transmitting port. An external capacitor of around 56pF is required to block DC voltage ( $V_{DD}$ ).   |
| 7   | GND    | Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.   |
| 8   | VDD    | Positive voltage supply terminal. The positive voltage (+2.5~+5.5V) have to be supplied. Please connect a bypass capacitor with GND terminal for excellent RF performance. |
| 9   | RX     | RF receiving port. An external capacitor of around 56pF is required to block DC voltage ( $V_{DD}$ ).  |
| 10  | GND    | Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.   |


#### ELECTRICAL CHARACTERISTICS


(f=0.1~3.0GHz, with Application circuit, Losses of external circuit are excluded)




#### ■ELECTRICAL CHARACTERISTICS

(f=0.1~3.0GHz, with Application circuit, Losses of external circuit are excluded)






#### ■APPLICATION CIRCUIT



Parts List

| Parts number | List 1 | Notes        |
|--------------|--------|--------------|
| C1~C4        | 56pF   | GRM36 MURATA |
| C5~C7        | 10pF   | GRM36 MURATA |

#### ■ RECOMMENDED PCB DESIGN



PCB SIZE=26x26 mm PCB:FR4 t=0.5mm CAPACITOR: size 1005 Microstrip Line Width=1.0mm (Zo=50ohm)

#### PRECAUTIONS


[1] The DC blocking capacitors have to be placed at RF terminal of Tx, Rx, ANT1 and ANT2.

Please choose appropriate capacitance values to the application frequency.

- [2] To reduce stlipline influence on RF characteristics, please locate bypass capacitors (C5) close to VDD terminals.
- [3] For good isolation, the GND terminal (7th pin) must be placed possibly close to ground plane of substrate, and through holes for GND should be placed near by the pin connection.

New Japan Radio Co., Ltd.

# ■PACKAGE OUTLINE (USB10-C3)



Cautions on using this product

- This product contains Gallium-Arsenide (GaAs) which is a harmful material.
- Do NOT eat or put into mouth.
- Do NOT dispose in fire or break up this product.
- Do NOT chemically make gas or powder with this product.
- To waste this product, please obey the relating law of your country.

This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle with care to avoid these damages.

[CAUTION]

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including

New Japan Radio Co., Ltd.