# TEXAS INSTRUMENTS www.ti.com

## TPS3813J25-EP, TPS3813L30-EP TPS3813K33-EP, TPS3813I50-EP

SGLS343A-MAY 2006-REVISED MAY 2006

# PROCESSOR SUPERVISORY CIRCUITS WITH WINDOW-WATCHDOG

## FEATURES

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Window-Watchdog With Programmable Delay and Window Ratio
- 6-Pin SOT-23 Package
- Supply Current of 9 µA (Typ)
- Power On Reset Generator With a Fixed Delay Time of 25 ms
- Precision Supply Voltage Monitor 2.5 V, 3 V, 3.3 V, 5 V
- Open-Drain Reset Output
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

## DESCRIPTION

The TPS3813 family of supervisory circuits provides circuit initialization and timing supervision, primarily for DSPs and processor-based systems.


During power on,  $\overline{\text{RESET}}$  is asserted when supply voltage (V<sub>DD</sub>) becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors V<sub>DD</sub> and keeps  $\overline{\text{RESET}}$  active as long as V<sub>DD</sub> remains below the threshold voltage (V<sub>IT</sub>). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time, t<sub>d</sub> = 25 ms typical, starts after V<sub>DD</sub> has risen above the threshold voltage (V<sub>IT</sub>). When the supply voltage drops below the threshold voltage (V<sub>IT</sub>), the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage (V<sub>IT</sub>) set by an internal voltage divider.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## APPLICATIONS

- Applications Using DSPs, Microcontrollers, or Microprocessors
- Safety Critical Systems
- Automotive Systems
- Healing Systems




## TPS3813J25-EP, TPS3813L30-EP TPS3813K33-EP, TPS3813I50-EP

SGLS343A-MAY 2006-REVISED MAY 2006



#### **TYPICAL OPERATING CIRCUIT**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**


For safety critical applications the TPS3813 family incorporates a so-called window-watchdog with programmable delay and window ratio. The upper limit of the watchdog time-out can be set by either connecting WDT to GND,  $V_{DD}$ , or using an external capacitor. The lower limit and thus the window ratio is set by connecting WDR to <u>GND or V\_{DD}</u>. The supervised processor now needs to trigger the TPS3813 within this window not to assert a RESET.

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 6-pin SOT-23 package.

The TPS3813 devices are characterized for operation over a temperature range of -55°C to 125°C.

T <sub>A</sub>	DEVICE NAME	THRESHOLD VOLTAGE	MARKING
	TPS3813J25MDBVREP	2.25 V	PLEM
FF00 to 40500	TPS3813L30MDBVREP	2.64 V	PLFM
–55°C to 125°C	TPS3813K33MDBVREP	2.93 V	PLGM
	TPS3813I50MDBVREP	4.55 V	PLHM

#### **PACKAGE INFORMATION**




#### TPS3813 FUNCTION/TRUTH TABLE

$V_{DD} > V_{IT}$	RESET
0	L
1	Н

# TPS3813J25-EP, TPS3813L30-EP TPS3813K33-EP, TPS3813I50-EP

SGLS343A-MAY 2006-REVISED MAY 2006





The lower boundary of the watchdog window starts with the rising edge of the WDI trigger pulse. At the same time, all internal timers will be reset. If an external capacitor is used, the lower boundary is impacted due to the different oscillator frequency. This is described in more detail in the following section. The timing diagram and especially the shaded boundary is prepared in a nonreal ratio scale to better visualize the description.

#### **Terminal Functions**

TERMIN	TERMINAL		DECODIDION	
NAME	NO.	I/O	DESCRIPTION	
GND	2	I	Ground	
RESET	6	0	Open-drain reset output	
V <sub>DD</sub>	4	I	Supply voltage and supervising input	
WDI	1	I	Watchdog timer input	
WDR	5	Ι	electable watchdog window ratio input	
WDT	3	I	Programmable watchdog delay input	

#### DETAILED DESCRIPTION

#### IMPLEMENTED WINDOW-WATCHDOG SETTINGS

There are two different ways to set up the watchdog window. The first way is to use the implemented timing which is a default setting. Or, the default settings can be activated by wiring the WDT and WDR pin to  $V_{DD}$  or GND. There are a total of four different timings available with these settings which are listed in the table below.

SELECTED O	PERATION MODE	WINDOW FRAME	LOWER WINDOW FRAME
		Max = 0.3 s	Max = 9.46 ms
	WDR = 0 V	Typ = 0.25 s	Typ = 7.86 ms
WDT = 0 V		Min = 0.2 s	Min = 6.27 ms
VVDT = 0 V		Max = 0.3 s	Max = 2.43 ms
	$WDR = V_{DD}$	Typ = 0.25 s	Max = 9.46 ms Typ = 7.86 ms Min = 6.27 ms
		Min = 0.2 s	Min = 1.58 ms
	$WDR = V_{DD} $ $WDR = V_{DD} $ $Min = 0.2 s$ $Max = 0.3 s$ $Typ = 0.25 s$ $Min = 0.2 s$ $Max = 3 s$ $WDR = 0 V$ $Typ = 2.5 s$ $Max = 3 s$ $WDR = V_{DD}$ $Typ = 2.5 s$	Max = 3 s	Max = 93.8 ms
		Typ = 2.5 s	Typ = 78.2 ms
$WDT = V_{DD}$		Min = 2 s	Max = 9.46 ms         Typ = 7.86 ms         Min = 6.27 ms         Max = 2.43 ms         Typ = 2 ms         Min = 1.58 ms         Max = 93.8 ms         Typ = 78.2 ms         Min = 62.5 ms         Max = 23.5 ms         Typ = 19.6 ms
$VVDT = V_{DD}$		Max = 3 s	
	$WDR = V_{DD}$	Typ = 2.5 s	Typ = 19.6 ms
		Min = 2 s	Min = 15.6 ms

To visualize the values named in the table, a timing diagram (see Figure 2) was prepared. The timing diagram is used to describe the upper and lower boundary settings. For an application, the important boundaries are the  $t_{boundary,max}$  and  $t_{window,min}$ . Within these values, the watchdog timer should be retriggered to avoid a timeout condition or a boundary violation in the event of a trigger pulse in the lower boundary. The values in the table above are typical and worst case conditions. They are valid over the whole temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.

In the shaded area of Figure 2, it cannot be predicted if the device will detect a violation or not and release a reset. This is also the case between the boundary tolerance of  $t_{boundary,min}$  and  $t_{boundary,max}$  as well as between  $t_{window,min}$  and  $t_{window,max}$ . It is important to set up the trigger pulses accordingly to avoid violations in these areas.




Figure 2. Upper and Lower Boundary Visualization

#### TIMING RULES OF WINDOW-WATCHDOG

After the reset of the supervisor is released, the lower boundary of the first WDI window is disabled. However, after the first WDI pulse low-to-high transition is detected, the lower boundary function of the window is enabled. All further WDI pulses will need to fit into the configured window frame.

### PROGRAMMABLE WINDOW-WATCHDOG BY USING AN EXTERNAL CAPACITOR

The upper boundary of the watchdog timer can be set by an external capacitor connected between the WDT pin and GND. Common consumer electronic capacitors can be used to implement this feature. They should have low ESR and low tolerances since the tolerances have to be considered if the calculations are performed. The first formula is used to calculate the upper window frame. After calculating the upper window frame, the lower boundary can be calculated. As in the last example, the most important values are the tboundary max and twindow.min-The trigger pulse has to fit into this window frame.

The external capacitor should have a value between a minimum of 47 pF and a maximum of 63 nF.

SELECTED OPERA	TION MODE	WINDOW FRAME
WDT = external capacitor $C_{(ext)}$	WDR = 0 V and WDR = $V_{DD}$	t <sub>window,max</sub> = 1.25 x t <sub>window,typ</sub> t <sub>window,min</sub> = 0.75 x t <sub>window,typ</sub>
$\overline{t_{window,typ}} = \left(\frac{C_{(ext)}}{15.55 \text{ pF}} + 1\right)$	× 6.25 ms	(1

(1)

### LOWER BOUNDARY CALCULATION

The lower boundary can be calculated based on the values given in the switching characteristics. Additionally, facts have to be taken into account to verify that the lower boundary is where it is expected. Since the internal oscillator of the window watchdog is running free, any rising edge at the WDI pin will be taken into account at the next internal clock cycle. This happens regardless of the external source. Since the shift between internal and external clock is not known, it is best to consider the worst case condition for calculating this value.

SELECTED OPERATIO	ON MODE	LOWER BOUNDARY OF FRAME
WDT	WDR = 0 V	$t_{boundary,max} = t_{window,max} / 23.5$
	WDR = 0 V	$t_{boundary,typ} = t_{window,typ} / 25.8$ $t_{boundary,min} = t_{window,min} / 28.7$
WDT = external capacitor $C_{(ext)}$		$t_{boundary,max} = t_{window,max} / 51.6$
	$WDR = V_{DD}$	$t_{boundary,typ} = t_{window,typ} / 64.5$
		t <sub>boundary,min</sub> = t <sub>window,min</sub> / 92.7

#### WATCHDOG SOFTWARE CONSIDERATIONS

To benefit from the window watchdog feature and help the watchdog timer monitor the software execution more closely, it is recommended that the watchdog be set and reset at different points in the program rather than pulsing the watchdog input periodically by using the prescaler of a microcontroller or DSP. Furthermore, the watchdog trigger pulses should be set to different timings inside the window frame to release a defined reset, if the program should hang in any subroutine. This allows the window watchdog to detect timeouts of the trigger pulse as well as pulses that distort the lower boundary.

#### **APPLICATION EXAMPLE**

A typical application example (see Figure 3) is used to describe the function of the watchdog in more detail.

To configure the window watchdog function, two pins are provided by the TPS3813. These pins set the window timeout and ratio.

The window watchdog ratio is a fixed ratio, which determines the lower boundary of the window frame. It can be configured in two different frame sizes.

## TPS3813J25-EP, TPS3813L30-EP TPS3813K33-EP, TPS3813I50-EP




#### SGLS343A-MAY 2006-REVISED MAY 2006

If the window watchdog ratio pin (WDR) is set to  $V_{DD}$ , Position 1 in Figure 3, then the lower window frame is a value based on a ratio calculation of the overall window timeout size: For the watchdog timeout pin (WDT) connected to GND, it is a ratio of 1:124.9, for WDT connected to  $V_{DD}$ , it is a ratio of 1:127.7, and for an external capacitor connected to WDT, it is a ratio of 1:64.5.

If the window watchdog ratio pin (WDR) is set to GND, Position 2, the lower window frame will be a value based on a ratio calculation of the overall window timeout size: For the watchdog timeout pin (WDT) connected to GND, it will be a ratio of 1:31.8, for WDT connected to  $V_{DD}$  it will be 1:32, and for an external capacitor connected to WDT it will be 1:25.8.

The watchdog timeout can be set in two fixed timings of 0.25 seconds and 2.5 seconds for the window or can by programmed by connecting a external capacitor with a low leakage current at WDT.

Example: If the watchdog timeout pin (WDT) is connected to  $V_{DD}$ , the timeout will be 2.5 seconds. If the window watchdog ratio pin (WDR) is set in this configuration to a ratio of 1:127.7 by connecting the pin to  $V_{DD}$ , the lower boundary is 19.6 ms.



- A. Watchdog window ratio
- B. Watchdog timeout set to typical 2.5 sec
- C. Watchdog timeout programmed by external capacitor
- D. Watchdog timeout set to typical 0.25 sec

#### Figure 3. Application Example

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>


		UNIT
	Supply voltage <sup>(2)</sup>	7 V
$V_{DD}$	RESET	-0.3 V to V <sub>DD</sub> + 0.3 V
	All other pins <sup>(2)</sup>	–0.3 V to 7 V
I <sub>OL</sub>	Maximum low output current	5 mA
I <sub>OH</sub>	Maximum high output current	-5 mA
I <sub>IK</sub>	Input clamp current (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±20 mA
I <sub>OK</sub>	Output clamp current ( $V_O < 0$ or $V_O > V_{DD}$ )	±20 mA
	Continuous total power dissipation	See Dissipation Rating Table
T <sub>A</sub>	Operating free-air temperature range	–55°C to 125°C
T <sub>stg</sub>	Storage temperature range	–65°C to 150°C
	Soldering temperature	260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation, the device should not be operated at 7 V for more than t = 1000h continuously.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DBV	437 mW	3.5 mW/°C	280 mW	227 mW





#### **RECOMMENDED OPERATING CONDITIONS**

at specified temperature range

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	2	6	V
VI	Input voltage	0	V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	High-level input voltage	$0.7  ext{ x V}_{\text{DD}}$		V
VIL	Low-level input voltage		$0.3  ext{ x V}_{\text{DD}}$	V
$\Delta t / \Delta V$	Input transition rise and fall rate		100	ns/V
tw	Pulse width of WDI trigger pulse	50		ns
T <sub>A</sub>	Operating free-air temperature range	-55	125	°C

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			$V_{DD}$ = 2 V to 6 V, $I_{OL}$ = 500 $\mu$ A				0.2	
V <sub>OL</sub>	Low-level output voltage		$V_{DD} = 3.3 \text{ V} \text{ I}_{OL} = 2 \text{ mA}$				0.4	V
			$V_{DD} = 6 \text{ V}, \text{ I}_{OL} = 4 \text{ mA}$				0.4	
	Power up reset voltage (	1)	$V_{DD} \ge 1.1 \text{ V}, \text{ I}_{OL} = 50 \mu\text{A}$				0.2	V
	Negative-going input	TPS3813J25				2.25	2.3	
		TPS3813L30			2.58	2.64	2.7	
V <sub>IT</sub>		TROOMANIA	$T_A = 25^{\circ}C$		2.87	2.93	3	V
		TPS3813K33	T <sub>A</sub> = Full Range		2.8		3.1	
		TPS3813I50			4.45	4.55	4.65	
		TPS3813J25				30		
	Libertana da	TPS3813L30				35		
V <sub>hys</sub>	Hysteresis	TPS3813K33				40		mV
		TPS3813I50				60		
			R WDI = $V_{DD}$ = 6 V, WDR = $V_{DD}$ = 6 V	$T_A = 25^{\circ}C$	-100		100	
	Link laval insut summat			T <sub>A</sub> = Full Range	-1000		1000	
IIH	High-level input current			$T_A = 25^{\circ}C$	-100		100	
		WDT		T <sub>A</sub> = Full Range	-1000		1000	
				T <sub>A</sub> = 25°C	-100		100	nA
	Level be all female assessed	WDI, WDR	$WDI = 0 V, WDR = 0 V, V_{DD} = 6 V$	T <sub>A</sub> = Full Range	-1000		1000	1
IIL	Low-level input current	WDT		$T_A = 25^{\circ}C$	-100		100	
		WDT	WDT = 0 V, $V_{DD} > V_{IT}$ , RESET = High	T <sub>A</sub> = Full Range	-1000		1000	
	I Pak Ison Landard some of			T <sub>A</sub> = 25°C			100	
I <sub>OH</sub>	High-level output current		$V_{DD} = V_{OH} = 6 V$	T <sub>A</sub> = Full Range			1000	nA
	Current aurorat		V <sub>DD</sub> = 2 V output unconnected			9	13	A
IDD	Supply current		V <sub>DD</sub> = 5 V output unconnected			20	25	μA
CI	Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$			5		pF

(1) The lowest supply voltage at which  $\overline{\text{RESET}}$  becomes active.  $t_r$ ,  $V_{DD} \ge 15 \,\mu\text{s/V}$ . (2) To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1  $\mu$ F) should be placed near the supply terminals.

### **TIMING REQUIREMENTS**

at R<sub>L</sub> = 1 MΩ, C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to  $85^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
tw	Pulse width at V <sub>DD</sub>	$V_{DD} = V_{IT-} + 0.2 \text{ V}, V_{DD} = V_{IT-} - 0.2 \text{ V}$	3		μs


### SWITCHING CHARACTERISTICS

at R<sub>1</sub> = 1 M $\Omega$ , C<sub>1</sub> = 50 pF, T<sub>A</sub> = -55°C to 125°C


	PARAMETE	R	TEST CONDITIO	TEST CONDITIONS		TYP	MAX	UNIT
	Deleviting		$T_A = 25^{\circ}C$		20	25	30	
t <sub>d</sub>	Delay time		$V_{DD} \ge V_{IT}$ + 0.2 V, See Figure 1	T <sub>A</sub> = Full Range	15 40		ms	
	WD		WDT = 0 V			0.25		
t <sub>t(out</sub>	<sup>out</sup> Watchdog time-out Upper limit	Upper limit	$WDT = V_{DD}$			2.5		S
)			WDT = programmable <sup>(1)</sup>			See (2)		ms
			WDR = 0 V, WDT = 0 V			1:31.8		
			$WDR = 0 V, WDT = V_{DD}$			1:32		
	Watchdog window ratio		WDR = 0 V, WDT = programmable			1:25.8		
	Watchdog window ratio		$WDR = V_{DD}, WDT = 0 V$			1:124.9		
			$WDR = V_{DD}, WDT = V_{DD}$			1:127.7		
			WDR = $V_{DD}$ , WDT = programmable			1:64.5		
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET delay	$V_{IL} = V_{IT} - 0.2 \text{ V}, V_{IH} = V_{IT} + 0.2 \text{ V}$			30		μs

 $\begin{array}{ll} (1) & 155 \ \text{pF} < C_{(ext)} < 63 \ \text{nF} \\ (2) & (C_{(ext)} \div 15.55 \ \text{pF} + 1) \ \text{x} \ 6.25 \ \text{ms} \end{array}$ 

### **TYPICAL CHARACTERISTICS**







## **TYPICAL CHARACTERISTICS (continued)**



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
2T13K33MDBVREPG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	PLGM	Samples
TPS3813K33MDBVREP	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	PLGM	Samples
V62/06627-01XE	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	PLGM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3813K33MDBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

2-Nov-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS3813K33MDBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0	


# **DBV0006A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated