FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

April 2014

FXL2T245
Low-Voltage, Dual-Supply, 2-Bit, Signal Translator with Configurable Voltage Supplies and Signal Levels and 3-State Outputs

Features

- Bi-Directional Interface between any 2 Levels from 1.1 V to 3.6 V
- Fully Configurable, Inputs Track V_{CC} Level
- Non-Preferential Power-up Sequencing; either V_{CC} maybe Powered-up First
- Outputs Remain in 3-State until Active V_{CC} Level is Reached
- Outputs Switch to 3-State if either V_{CC} is at GND
- Power-Off Protection
- Control Inputs (T/R, OE) Levels are Referenced to V_{CCA} Voltage
- Packaged in 10-Lead MicroPak (1.6 mm x 2.1 mm) Package
- ESD Protection Exceeds:
  - 4 kV HBM ESD JESD22-A114 & Mil Std 883e 3015.7)
  - 8kV HBM I/O to GND ESD (per JESD22-A114 & Mil Std 883e 3015.7)
  - 1 kV CDM ESD (per ESD STM 5.3)
  - 200 V MM ESD (per JESD22-A115 & ESD STM5.2)

Description

The FXL2T245 is a configurable, dual-voltage-supply translator designed for uni-directional and bi-directional voltage translation between two logic levels. The device allows translation between voltages as high as 3.6 V to as low as 1.1 V. The A port tracks the V_{CCA} level and the B port tracks the V_{CCB} level. This allows for bi-directional voltage translation over a variety of voltage levels: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V.

The device remains in 3-state until both V_{CC}s reach active levels, allowing either V_{CC} to be powered-up first. Internal power-down control circuits place the device in 3-state if either V_{CC} is removed.

The Transmit / Receive ($T/\overline{R}$) input determines the direction of data flow through the device. The $\overline{OE}$ input, when HIGH, disables both the A and B ports by placing them in a 3-state condition. The FXL2T245 is designed so control pins $T/\overline{R}$ and $\overline{OE}$ are supplied by V_{CCA}.

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FXL2T245L10X	-40°C to +85°C	10-Lead, MicroPak™, JEDEC MO255,1.6 x 2.1 mm	Tape and Reel

Pin Configuration

B_0   B_1 $\overline{OE}$ GND

| 9 | 8 | 7 | 6 |

V_CCB | 10 | | 5 | GND

| 1 | 2 | 3 | 4 |

V_CCA   A_0   A_1   T/$\overline{R}$

Figure 1.   **Pin Assignments**

Pin Descriptions

Pin#	Pin Name	Description
1	V_{CCA}	Side A Power Supply
2	A_0	Side A Inputs or 3-State Outputs
3	A_1	Side A Inputs or 3-State Outputs
4	$T/\overline{R}$	Transmit/Receive Input
5, 6	GND	Ground
7	$\overline{O/E}$	Output Enable Input
8	B_1	Side B Inputs or 3- State Outputs
9	B_0	Side B Inputs or 3-State Outputs
10	V_{CCB}	Side B Power Supply

Truth Table

Inputs		Outputs
$\overline{OE}$	$T/\overline{R}$	
LOW	LOW	Bus B Data to Bus A
LOW	HIGH	Bus A Data to Bus B

Notes:

1. LOW = low voltage level.
2. HIGH = high voltage level.

Functional Description

Power-Up / Power-Down Sequencing

Due to the chip design, the FXL2T245 translator offers the advantage of either V_{CC} being powered up first. When either V_{CC} is at 0 V, outputs are in a high-impedance state. The control inputs ($T/\overline{R}$ and $\overline{OE}$) are designed to track the V_{CCA} supply. A pull-up resistor tying $\overline{OE}$ to V_{CCA} should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/power-down. The size of the pull-up resistor is based upon the current-sinking capability of the $\overline{OE}$ driver.

The recommended power-up sequence is:

1. Apply power to either V_{CC}.

2. Apply power to the $T/\overline{R}$ input (logic HIGH for A-to-B operation; logic LOW for B-to-A operation) and to the respective data inputs (A port or B port). This may occur at the same time as step 1.

3. Apply power to the other V_{CC}.

4. Drive the $\overline{OE}$ input LOW to enable the device.

The recommended power-down sequence is:

1. Drive $\overline{OE}$ input HIGH to disable the device.

2. Remove power from either V_{CC}.

3. Remove power from the other V_{CC}.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions		Min.	Max.	Unit
V_{CCA}	Supply Voltage			-0.5	4.6	V
V_{CCB}				-0.5	4.6	
V_I	DC Input Voltage	I/O Port A		-0.5	4.6	V
		I/O Port B		-0.5	4.6	
		Control Inputs (T/$\overline{R}$, $\overline{OE}$)		-0.5	4.6	
V_O	Output Voltage[3]	Output 3-State		-0.5	4.6	V
		Output Active (A_n)		-0.5 to V_{CCA}	0.5	
		Output Active (B_n)		-0.5 to V_{CCB}	0.5	
I_{IK}	DC Input Diode Current	$V_I < 0$ V			-50	mA
I_{OK}	DC Output Diode Current	$V_O < 0$ V			-50	mA
		$V_O > V_{CC}$			+50	
I_{OH}/I_{OL}	DC Output Source/Sink Current				±50	mA
I_{CC}	DC V_{CC} or Ground Current per Supply Pin				±100	mA
T_{STG}	Storage Temperature Range			-65	+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114, Mil Std 883e 3015.7	All Pins		4	kV
			I/O to GND		8	
		Charged Device Model, JESD22-C101,STM 5.3			1	
		Machine Model, JESD22-A115,STM 5.2			200	V

Note:

3.   I/O absolute maximum ratings must be observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions		Min.	Max.	Unit
V_{CC}	Power Supply	Operating V_{CCA} or V_{CCB}		1.1	3.6	V
V_I	Input Voltage	Port A		0	3.6	V
		Port B		0	3.6	
		Control Inputs (T/$\overline{R}$, $\overline{OE}$)		0	V_{CCA}	
I_{OH}/I_{OL}	Output Current	V_{CC}	3.0 V to 3.6 V		±24	mA
			2.3 V to 2.7 V		±18	
			1.65 V to 1.95 V		±6	
			1.40 V to 1.65 V		±2	
			1.1 V to 1.4 V		±0.5	
T_A	Operating Temperature, Free Air			-40	+85	°C
$\Delta V/\Delta t$	Minimum Input Edge Rate	$V_{CCA/B}$ =1.1 V to 3.6 V			10	ns/V

Note:

4.   All unused inputs must be held at V_{CCI} or GND.

Electrical Characteristics

Symbol	Parameter	Conditions	V_{CCO} (V)	V_{CCI} (V)	Min.	Max.	Unit
V_{IH}	HIGH Level Input[5]	Data Inputs A_n, B_n	1.10 to 3.60	2.70 to 3.60	2.00		V
				2.30 to 2.70	1.60		
				1.65 to 2.30	0.65 x V_{CCI}		
				1.40 to 1.65	0.65 x V_{CCI}		
				1.10 to 1.40	0.90 x V_{CCI}		
		Control Pins /$\overline{OE}$, T/$\overline{R}$ (Referenced to V_{CCA})		2.70 to 3.60	2.00		
				2.30 to 2.70	1.60		
				1.65 to 2.30	0.65 x V_{CCA}		
				1.40 to 1.65	0.65 x V_{CCA}		
				1.10 to 1.40	0.90 x V_{CCA}		
V_{IL}	LOW Level Input[5]	Data Inputs A_n, B_n	1.10 to 3.60	2.70 to 3.60		0.80	V
				2.30 to 2.70		0.70	
				1.65 to 2.30		0.35 x V_{CCI}	
				1.40 to 1.65		0.35 x V_{CCI}	
				1.10 to 1.40		0.10 x V_{CCI}	
		Control Pins /$\overline{OE}$, T/$\overline{R}$ (Referenced to V_{CCA})		2.70 to 3.60		0.80	
				2.30 to 2.70		0.70	
				1.65 to 2.30		0.35 x V_{CCI}	
				1.40 to 1.65		0.35 x V_{CCI}	
				1.10 to 1.40		0.10 x V_{CCI}	
V_{OH}	HIGH Level Output[6]	I_{OH} = -100 µA	1.10 to 3.60	1.10 to 3.60	V_{CCO} - 0.20		V
		I_{OH} = -12 mA	2.70	2.70	2.20		
		I_{OH} = -18 mA	3.00	3.00	2.40		
		I_{OH} = -24 mA	3.00	3.00	2.20		
		I_{OH} = -6 mA	2.30	2.30	2.00		
		I_{OH} = -12 mA	2.30	2.30	1.80		
		I_{OH} = -18 mA	2.30	2.30	1.70		
		I_{OH} = -6 mA	1.65	1.65	1.25		
		I_{OH} = -2 mA	1.40	1.40	1.05		
		I_{OH} = -0.5 mA	1.10	1.10	0.75 x V_{CCO}		
V_{OL}	LOW Level Output[6]	I_{OL} = 100 µA	1.10 to 3.60	1.10 to 3.60		0.20	V
		I_{OL} = 12 mA	2.70	2.70		0.40	
		I_{OL} = 18 mA	3.00	3.00		0.40	
		I_{OL} = 24 mA	3.00	3.00		0.55	
		I_{OL} = 12 mA	2.30	2.30		0.40	
		I_{OL} = 18 mA	2.30	2.30		0.60	
		I_{OL} = 6 mA	1.65	1.65		0.30	
		I_{OL} = 2 mA	1.40	1.40		0.35	
		I_{OL} = 0.5 mA	1.10	1.10		0.30 x V_{CCO}	

Electrical Characteristics

Symbol	Parameter	Conditions	V_{CCO} (V)	V_{CCI} (V)	Min.	Max.	Unit
I_L	Input Leakage Current, Control Pins	V_I=V_{CCA} or GND	3.60	1.10 to 3.60		±1.0	µA
I_{OFF}	Power Off Leakage Current	A_n, V_I or V_O=0 V to 3.6 V	3.60	0		±10	µA
		B_n, V_I or V_O=0 V to 3.6 V	0	3.60		±10	
I_{OZ}	3-State Output Leakage ($0 \leq V_O \leq 3.6$ V, V_I=V_{IH} or V_{IL})	A_n, B_n, /OE=V_{IH}	3.60	3.60		±10	µA
		B_n, /OE= Don't Care[7]	3.60	0		±10	
		A_n, /OE= Don't Care[7]	0	3.60		±10	
$I_{CCA/B}$	Quiescent Supply Current[8]	V_I=V_{CCI} or GND; I_O=0	1.10 to 3.60	1.10 to 3.60		20	µA
I_{CCZ}			1.10 to 3.60	1.10 to 3.60		20	
I_{CCA}		V_I=V_{CCA} or GND; I_O=0	1.10 to 3.60	0		-10	
			0	1.10 to 3.60		10	
I_{CCB}		V_I=V_{CCB} or GND; I_O=0	0	1.10 to 3.60		-10	
			1.10 to 3.60	0		10	
$\Delta I_{CCA/B}$	Increase in I_{CC} per Input; Other Inputs at V_{CC} or GND	V_{IH}=3.0 V	3.60	3.60		500	µA

Notes:
5. V_{CCI} = the V_{CC} associated with the data input under test.
6. V_{CCO} = the V_{CC} associated with the output under test.
7.   Don't care = any valid logic level.
8.   Reflects current per supply, V_{CCA} or V_{CCB}.

AC Electrical Characteristics

| Symbol | Parameter | T_A= -40 to +85°C | | | | | | | | | | Unit |
| | | V_{CCB}=3.0 V to 3.6 V | | V_{CCB}=2.3 V to 2.7 V | | V_{CCB}=1.65 V to 1.95 V | | V_{CCB}=1.4 V to 1.6 V | | V_{CCB}=1.1 V to 1.3V | | |
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V_{CCA}=3.0 V to 3.6 V												
t_{PLH}, t_{PHL}	Propagation Delay A to B	0.2	3.5	0.3	3.9	0.5	5.4	0.6	6.8	1.4	22.0	ns
	Propagation Delay B to A	0.2	3.5	0.2	3.8	0.3	4.0	0.5	4.3	0.8	13.0	
t_{PZH}, t_{PZL}	Output Enable /OE to B	0.5	4.0	0.7	4.4	1.0	5.9	1.0	6.4	1.5	17.0	ns
	Output Enable /OE to A	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	
t_{PHZ}, t_{PLZ}	Output Disable /OE to B	0.2	3.8	0.2	4.0	0.7	4.8	1.5	6.2	2.0	17.0	ns
	Output Disable /OE to A	0.2	3.7	0.2	3.7	0.2	3.7	0.2	3.7	0.2	3.7	
V_{CCA}=2.3 V to 2.7 V												
t_{PLH}, t_{PHL}	Propagation Delay A to B	0.2	3.8	0.4	4.2	0.5	5.6	0.8	6.9	1.4	22.0	ns
	Propagation Delay B to A	0.3	3.9	0.4	4.2	0.5	4.5	0.5	4.8	1.0	7.0	
t_{PZH}, t_{PZL}	Output Enable /OE to B	0.6	4.2	0.8	4.6	1.0	6.0	1.0	6.8	1.5	17.0	ns
	Output Enable /OE to A	0.6	4.5	0.6	4.5	0.6	4.5	0.6	4.5	0.6	4.5	
t_{PHZ}, t_{PLZ}	Output Disable /OE to B	0.2	4.1	0.2	4.3	0.7	4.8	1.5	6.7	2.0	17.0	ns
	Output Disable /OE to A	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	
V_{CCA}=1.65 V to 1.95 V												
t_{PLH}, t_{PHL}	Propagation Delay A to B	0.3	4.0	0.5	4.5	0.8	5.7	0.9	7.1	1.5	22.0	ns
	Propagation Delay B to A	0.5	5.4	0.5	5.6	0.8	5.7	1.0	6.0	1.2	8.0	
t_{PZH}, t_{PZL}	Output Enable /OE to B	0.6	5.2	0.8	5.4	1.2	6.9	1.2	7.2	1.5	18.0	ns
	Output Enable /OE to A	1.0	6.7	1.0	6.7	1.0	6.7	1.0	6.7	1.0	6.7	
t_{PHZ}, t_{PLZ}	Output Disable /OE to B	0.2	5.1	0.2	5.2	0.8	5.2	1.5	7.0	2.0	17.0	ns
	Output Disable /OE to A	0.5	5.0	0.5	5.0	0.5	5.0	0.5	5.0	0.5	5.0	

Continued on the following page…

AC Electrical Characteristics

Symbol	Parameter	T_A= -40 to +85°C										Unit
		V_{CCB}=3.0 V to 3.6 V		V_{CCB}=2.3 V to 2.7 V		V_{CCB}=1.65 V to 1.95 V		V_{CCB}=1.4 V to 1.6 V		V_{CCB}=1.1 V to 1.3V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V_{CCA}=1.4 V to 1.6 V												
t_{PLH}, t_{PHL}	Propagation Delay A to B	0.5	4.3	0.5	4.8	1.0	6.0	1.0	7.3	1.5	22.0	ns
	Propagation Delay B to A	0.6	6.8	0.8	6.9	0.9	7.1	1.0	7.3	1.3	9.5	
t_{PZH}, t_{PZL}	Output Enable /OE to B	1.1	7.5	1.1	7.6	1.3	7.7	1.4	7.9	2.0	20.0	ns
	Output Enable /OE to A	1.0	7.5	1.0	7.5	1.0	7.5	1.0	7.5	1.0	7.5	
t_{PHZ}, t_{PLZ}	Output Disable /OE to B	0.4	6.1	0.4	6.2	0.9	6.2	1.5	7.5	2.0	18.0	ns
	Output Disable /OE to A	1.0	6.0	1.0	6.0	1.0	6.0	1.0	6.0	1.0	6.0	
V_{CCA}=1.1 V to 1.3 V												
t_{PLH}, t_{PHL}	Propagation Delay A to B	0.8	13.0	1.0	7.0	1.2	8.0	1.3	9.5	2.0	24.0	ns
	Propagation Delay B to A	1.4	22.0	1.4	22.0	1.5	22.0	1.5	22.0	2.0	24.0	
t_{PZH}, t_{PZL}	Output Enable /OE to B	1.0	12.0	1.0	9.0	2.0	10.0	2.0	11.0	2.0	24.0	ns
	Output Enable /OE to A	2.0	22.0	2.0	22.0	2.0	22.0	2.0	22.0	2.0	22.0	
t_{PHZ}, t_{PLZ}	Output Disable /OE to B	1.0	15.0	0.7	7.0	1.0	8.0	2.0	10.0	2.0	20.0	ns
	Output Disable /OE to A	2.0	15.0	2.0	12.0	2.0	12.0	2.0	12.0	2.0	12.0	

Capacitance

Symbol	Parameter	Conditions	T_A=+25°C Typical	Unit
C_{IN}	Input Capacitance (Pins O/E, TR)	V_{CCA}=V_{CCB}=3.3 V, V_I=0V or $V_{CCA/B}$	4	pF
$C_{I/O}$	Input / Output Capacitance A_n, B_n Ports	V_{CCA}=V_{CCB}=3.3 V, V_I=0V or $V_{CCA/B}$	5	pF
C_{PD}	Power Dissipation Capacitance	V_{CCA}=V_{CCB}=3.3 V, V_I=0V or V_{CC}, f=10 MHz	20	pF

AC Loadings and Waveforms

Figure 2. AC Test Circuit

Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PLZ}, t_{PZL}	V_{CC0} • 2 at V_{CCO}=3.3 ±0.3 V, 2.5 V ±0.2 V, 1.8 V ±0.15 V, 1.5 V ±0.1 V, 1.2 V ±0.1 V
t_{PHZ}, t_{PZH}	GND

Table 1. AC Load Table

V_{CC0}	C_L	R_L	Rtr1
1.2 V ±0.1 V	15 pF	2 kΩ	2 kΩ
1.5 V ±0.1 V	15 pF	2 kΩ	2 kΩ
1.8 V ±0.15 V	15 pF	2 kΩ	2 kΩ
2.5 V ±0.2 V	15 pF	2 kΩ	2 kΩ
3.3 V ±0.3 V	15 pF	2 kΩ	2 kΩ

Note:
9. Input $t_R = t_F$=2.0 ns, 10% to 90%.
10. Input t_R-t_F=2.5 ns, 10% to 90%, at V_I=3.0 V to 3.6 V only.

Figure 3. Waveform for Inverting and Non-Inverting Functions

Note:
11. Input $t_R = t_F$=2.0 ns, 10% to 90%.
12. Input t_R-t_F=2.5 ns, 10% to 90%, at V_I=3.0 V to 3.6 V only.

Figure 4. 3-State Output Low Enable and Disable for Low Voltage Logic

Notes:
13. Input $t_R = t_F$=2.0 ns, 10% to 90%.
14. Input t_R-t_F=2.5 ns, 10% to 90%, at V_I=3.0 V to 3.6 V only.

Figure 5. 3-State Output High Enable and Disable for Low Voltage Logic

Symbol	V_{CC}				
	3.3 V ± 0.3 V	2.5 V ± 0.2 V	1.8 V ± 0.15 V	1.5 V ± 0.1 V	1.2 V ± 0.1 V
V_{MI}	$V_{CCI}/2$	$V_{CCI}/2$	$V_{CCI}/2$	$V_{CCI}/2$	$V_{CCI}/2$
V_{MO}	$V_{CCO}/2$	$V_{CCO}/2$	$V_{CCO}/2$	$V_{CCO}/2$	$V_{CCO}/2$
V_X	V_{OH} - 0.3 V	V_{OH} − 0.15 V	V_{OH} − 0.15 V	V_{OH} − 0.1 V	V_{OH} − 0.1 V
V_Y	V_{OL} + 0.3 V	V_{OL} + 0.15 V	V_{OL} + 0.15 V	V_{OL} + 0.1 V	V_{OL} + 0.1 V

Note:
15. For V_{MI} V_{CCO}=V_{CCA} for control pins T/$\overline{R}$ and $\overline{OE}$ or $V_{CCA}/2$.

Physical Dimensions

2X [⌒ 0.05 C]   [2.10] → [A]

[B]

1.60

PIN1 IDENT IS
2X LONGER THAN
OTHER LINES

TOP VIEW

[⌒ 0.05 C] **2X**

1.62

(0.11)

1.12   0.56

KEEPOUT ZONE, NO TRACES
OR VIAS ALLOWED

(0.35) 10X

0.50   (0.25) 10X

RECOMMENDED LAND PATTERN

0.50±0.05
0.025±0.025

[⌒ 0.05 C]

[C]

SIDE VIEW

0.20±0.05
(0.10±0.10)
0.15±0.05
0.30±0.05
0.30±0.05

DETAIL A 2X SCALE

2.10±0.05

DETAIL A — [D]

0.60±0.05   (0.36) 2X
(0.09±0.09) 10X
0.20±0.05
1   4
0.56
10   5   1.60±0.05
0.30±0.05
9X
(0.31)
9   6
0.50
0.20±0.05
9X
(0.20±0.20)
1.62

[⊕ 0.10 M C A B]
[0.05 M C]
ALL FEATURES

BOTTOM VIEW

NOTES:
A. PACKAGE CONFORMS TO JEDEC
    REGISTRATION MO-255, VARIATION UABD .
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER
    ASME Y14.5M, 2009.
D. PRESENCE OF CENTER PAD IS PACKAGE
    SUPPLIER DEPENDENT. IF PRESENT IT IS
    NOT INTENDED TO BE SOLDERED AND HAS A
    BLACK OXIDE FINISH.
E. DRAWING FILENAME: MKT-MAC10Arev6.
F. DIMENSIONS WITHIN ( ) ARE UNCONTROLLED

FAIRCHILD™

Figure 6.   10-Lead, MicroPak™, JEDEC MO255,1.6 x 2.1 mm

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/dwg/MA/MAC10A.pdf.

For current packing container specifications, visit Fairchild Semiconductor's online packaging area:
http://www.fairchildsemi.com/packing_dwg/PKG-MAC10A.pdf.

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	F-PFS™		SYSTEM GENERAL®
AX-CAP®*	FRFET®	®	
BitSiC™	Global Power Resource℠	PowerTrench®	TinyBoost®
Build it Now™	GreenBridge™	PowerXS™	TinyBuck®
CorePLUS™	Green FPS™	Programmable Active Droop™	TinyCalc®
CorePOWER™	Green FPS™ e-Series™	QFET®	TinyLogic®
CROSSVOLT™	Gmax™	QS™	TINYOPTO™
CTL™	GTO™	Quiet Series™	TinyPower™
Current Transfer Logic™	IntelliMAX™	RapidConfigure™	TinyPWM™
DEUXPEED®	ISOPLANAR™	™	TinyWire™
Dual Cool™	Making Small Speakers Sound Louder and Better™	Saving our world, 1mW/W/kW at a time™	TranSiC™
EcoSPARK®		SignalWise™	TriFault Detect™
EfficientMax™	MegaBuck™	SmartMax™	TRUECURRENT®*
ESBC™	MICROCOUPLER™	SMART START™	µSerDes™
F®	MicroFET™	Solutions for Your Success™	SerDes™
Fairchild®	MicroPak™	SPM®	UHC®
Fairchild Semiconductor®	MicroPak2™	STEALTH™	Ultra FRFET™
FACT Quiet Series™	MillerDrive™	SuperFET®	UniFET™
FACT®	MotionMax™	SuperSOT™-3	VCX™
FAST®	mWSaver®	SuperSOT™-6	VisualMax™
FastvCore™	OptoHiT™	SuperSOT™-8	VoltagePlus™
FETBench™	OPTOLOGIC®	SupreMOS®	XS™
FPS™	OPTOPLANAR®	SyncFET™	仙童™
		Sync-Lock™	

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY
Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS
Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I68

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com