











TAS5612LA

SLAS847A - MAY 2012 - REVISED MARCH 2015

TAS5612LA 125-W Stereo and 250-W Mono PurePath™ HD Digital-Input Class-D Power Stage

Features

- PurePath™ HD Integrated Feedback Provides:
 - 0.05% THD at 1 W Into 4 Ω
 - > 65-dB PSRR (No Input Signal)
 - > 105-dB (A Weighted) SNR
- Preclipping Output for Control of a Class-G Power Supply
- Reduced Heat Sink Size Due to Use of $60\text{-m}\Omega$ Output MOSFET With > 90% Efficiency at Full Output Power
- Output Power at 10% THD+N
 - 125-W and 4-Ω BTL Stereo Configuration
 - 250-W and 2-Ω in PBTL Mono Configuration
- Output Power at 1% THD+N
 - 105-W and 4-Ω BTL Stereo Configuration
 - 55-W and 8-Ω BTL Stereo Configuration
- Click- and Pop-Free Start-up
- Error Reporting Self-Protected Design With UVP, Overtemperature, and Short-Circuit Protection
- EMI Compliant When Used With Recommended System Design
- 44-Pin HTSSOP (DDV) Package for Reduced **Board Size**

Applications

- Blu-ray™ and DVD Receivers
- High-Power Sound Bars
- Powered Subwoofer and Active Speakers
- Mini Combo Systems

3 Description

The TAS5612LA is a feature optimized class-D power amplifier based on the TAS5612A.

The TAS5612LA uses large MOSFETs for improved power efficiency and a novel gate drive scheme for reduced losses in idle and at low output signals leading to reduced heat sink size.

The unique preclipping output signal can be used to control a class-G power supply. This combined with the low idle loss and high power efficiency of the TAS5612LA leads to industry-leading levels of efficiency ensuring a super "green" system.

The TAS5612LA uses constant voltage gain. The internally matched gain resistors ensure a high Power Supply Rejection Ratio giving an output voltage only dependent on the audio input voltage and free from any power supply artifacts.

The high integration of the TAS5612LA makes the amplifier easy to use; and, using TI's reference schematics and PCB layouts leads to fast design in time. The TAS5612LA is available in the spacesaving, surface-mount, 44-pin HTSSOP package.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TAS5612LA	HTSSOP (44)	14.00 mm × 6.10 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical TAS5612LA Application Block Diagram






Table of Contents

1 F	eatures 1		7.1 Overview	12
	Applications 1		7.2 Functional Block Diagrams	
	Description 1		7.3 Feature Description	
	Revision History		7.4 Device Functional Modes	
	Pin Configuration and Functions	8	Application and Implementation	20
	Specifications5		8.1 Application Information	20
	•		8.2 Typical Applications	2 1
	6.1 Absolute Maximum Ratings 5 6.2 ESD Ratings 5	9	Power Supply Recommendations	30
	6.3 Recommended Operating Conditions	10	Layout	30
	6.4 Thermal Information		10.1 Layout Guidelines	
	6.5 Electrical Characteristics		10.2 Layout Example	32
	6.6 Audio Specification Stereo (BTL)	11	Device and Documentation Support	34
	6.7 Audio Specification 4 Channels (SE)		11.1 Trademarks	
	6.8 Audio Specification Mono (PBTL)		11.2 Electrostatic Discharge Caution	34
	6.9 Typical Characteristics		11.3 Glossary	
	Detailed Description	12	Mechanical, Packaging, and Orderable Information	34

4 Revision History


Changes from Original (May 2012) to Revision A

Page



5 Pin Configuration and Functions

DDV Package 44-Pin HTSSOP Top View



Pin Functions

	BIN!		PIII FUIICIIOIIS
PIN		I/O/P ⁽¹⁾	DESCRIPTION
NAME	NO.		
AVDD	13	Р	Internal voltage regulator, analog section
BST_A	44	Р	Bootstrap pin, A-side
BST_B	43	Р	Bootstrap pin, B-side
BST_C	24	Р	Bootstrap pin, C-side
BST_D	23	Р	Bootstrap pin, D-side
CLIP	18	0	Clipping warning, open drain, active low
C_START	7	0	Start-up ramp
DVDD	8	Р	Internal voltage regulator, digital section
FAULT	16	0	Shutdown signal, open drain, active low
GND	9, 10, 11, 12, 25, 26, 33, 34, 41, 42	Р	Ground
GVDD_AB	1	Р	Gate-drive voltage supply; AB-side
GVDD_CD	22	Р	Gate-drive voltage supply; CD-side
INPUT_A	5	1	PWM input signal for half-bridge A
INPUT_B	6	1	PWM input signal for half-bridge B
INPUT_C	14	1	PWM input signal for half-bridge C
INPUT_D	15	1	PWM input signal for half-bridge D
M1	19	1	Mode selection 1 (LSB)
M2	20	1	Mode selection 2
M3	21	-	Mode selection 3 (MSB)
OC_ADJ	3	0	Overcurrent threshold programming pin

(1) I = Input, O = Output, P = Power



Pin Functions (continued)

	PIN I/O/P ⁽¹⁾		DESCRIPTION
NAME	NO.	1/O/P(*)	DESCRIPTION
OTW	17	0	Overtemperature warning, open drain, active low
OUT_A	39, 40	0	Output, half-bridge A
OUT_B	35	0	Output, half-bridge B
OUT_C	32	0	Output, half-bridge C
OUT_D	27, 28	0	Output, half-bridge D
PVDD_AB	36, 37, 38	Р	PVDD supply for half-bridge A and B
PVDD_CD	29, 30, 31	Р	PVDD supply for half-bridge C and D
RESET	4	1	Device reset Input; active low
VDD	2	Р	Input power supply
PowerPAD™	_	Р	Ground, connect to grounded heat sink

Mode Selection Pins

MODE PINS		PWM		INDUT A	INDUT D	INPUT C	INPUT D	MODE	
М3	M2	M1	Input ⁽¹⁾	CONFIGURATION	INPUT A	INPUT B	INPUT	INPULD	MODE
0	0	0	2N + 1	2 x BTL	PWMa	PWMb	PWMc	PWMd	AD mode
0	0	1	1N + 1 ⁽²⁾	2 x BTL	PWMa	Unused	PWMc	Unused	AD mode
0	1	0	2N + 1	2 x BTL	PWMa	PWMb	PWMc	PWMd	BD mode
0	1	1	1N + 1 ⁽²⁾	1 x BTL + 2 x SE	PWMa	Unused	PWMc	PWMd	AD mode
1	0	0	2N + 1	1 x PBTL	PWMa	PWMb	0	0	AD mode
1	0	0	1N + 1 ⁽²⁾	1 x PBTL	PWMa	Unused	0	1	AD mode
1	0	0	2N + 1	1 x PBTL	PWMa	PWMb	1	0	BD mode
1	0	1	1N + 1	4 x SE ⁽³⁾	PWMa	PWMb	PWMc	PWMd	AD mode

 ⁽¹⁾ The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.
 (2) Using 1N interface in BTL and PBTL mode results in increased DC offset on the output terminals.

The 4xSE mode can be used as 1xBTL + 2xSE configuration by feeding a 2N PWM signal to either INPUT_AB or INPUT_CD for improved DC offset accuracy



Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1)

	MIN	MAX	UNIT
VDD to GND, GVDD_X ⁽²⁾ to GND	-0.3	13.2	V
PVDD_X ⁽²⁾ to GND ⁽³⁾ , OUT_X to GND ⁽³⁾ , BST_X to GVDD_X ⁽²⁾⁽³⁾	-0.3	50	V
BST_X to GND ⁽³⁾⁽⁴⁾	-0.3	62.5	V
DVDD to GND	-0.3	4.2	V
AVDD to GND	-0.3	8.5	V
OC_ADJ, M1, M2, M3, C_START, INPUT_X to GND	-0.3	4.2	V
RESET, FAULT, OTW, CLIP, to GND	-0.3	4.2	V
Maximum continuous sink current (FAULT, OTW, CLIP)	9		mA
Maximum operating junction temperature, T _J	0	150	°C
Lead temperature	260		°C
Storage temperature, T _{stg}	-40	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	v

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT
PVDD_X	Full-bridge supply		DC supply voltage	12	32.5	34	V
GVDD_X	Supply for logic regul gate-drive circuitry	ators and	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supp	ly voltage	DC supply voltage	10.8	12	13.2	V
		BTL	Output filter: L = 10 μH, 1 μF	3.0	4.0		
R_L	Load impedance	SE	Output AD modulation,	1.5	3.0		Ω
		PBTL	switching frequency > 350 kHz.	1.5	2.0		
L _{OUTPUT}	Output filter inductance		Minimum inductance at overcurrent limit, including inductor tolerance, temperature and possible inductor saturation	5			μΗ
F _{PWM}	PWM frame rate			352	384	500	kHz
C _{PVDD}	PVDD close decoupli capacitors	ing		0.44	1		μF
CCTART	Ctart up ramp agnasi	tor	BTL and PBTL configuration		100		nF
C_START	Start-up ramp capaci	lOI	SE and 1xBTL+2xSE configuration		1		μF
R _{OC}	Overcurrent program resistor	ming	Resistor tolerance = 5%	24		33	kΩ
R _{OC_LATCHED}	Overcurrent program resistor	ming	Resistor tolerance = 5%	47	62	68	kΩ
T _J	Junction temperature	!		0		125	°C

GVDD_X and PVDD_X represents a full bridge gate drive or power supply. GVDD_X is GVDD_AB or GVDD_CD, PVDD_X is PVDD_AB or PVDD_CD

These voltages represents the dc voltage + peak ac waveform measured at the terminal of the device in all conditions. Maximum BST_X to GND voltage is the sum of maximum PVDD to GND and GVDD to GND voltages minus a diode drop.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	(4)	TAS5612L A	
	THERMAL METRIC ⁽¹⁾		UNIT
		44 PINS	
$R_{\theta JH}$	Junction-to-heatsink thermal resistance	2.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	8.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	2.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.8	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	2.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



6.5 Electrical Characteristics

PVDD_X = 32.5 V, GVDD_X = 12 V, VDD = 12 V, T_C (Case temperature) = 75°C, f_S = 384 kHz, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTAGE	E REGULATOR AND CURRENT CONSUMP	PTION				
DVDD	Voltage regulator, only used as a reference node	VDD = 12 V	3.0	3.3	3.6	٧
AVDD	Voltage regulator, only used as a reference node	VDD = 12 V		7.8		٧
I _{VDD}	VDD supply current	Operating, 50% duty cycle Idle, reset mode		20 20		mA
I _{GVDD_X}	Gate-supply current per full-bridge	50% duty cycle		9		mA
		Reset mode 50% duty cycle without load		18		
I_{PVDD_X}	Full-bridge idle current	RESET low VDD and GVDD X at 0mV		1.7 0.35		mA
OUTPUT-STAGE MO	SEET	VDD and GVDD_X at oniv		0.00		
R _{DS(on), LS}	Drain-to-source resistance, low side (LS)	T _J = 25°C, excludes metalization		60	100	mΩ
R _{DS(on), HS}	Drain-to-source resistance, high side (HS)	resistance, GVDD = 12 V		60	100	mΩ
I/O PROTECTION	•					
$V_{uvp,GVDD}$				8.5		V
V _{uvp,GVDD, hyst} (1)	Undervoltage protection limit, GVDD_X	-		0.7		V
V _{uvp,VDD}				8.5		V
V _{uvp,VDD, hyst} ⁽¹⁾	Undervoltage protection limit, VDD			0.7		V
V _{uvp,PVDD} , nyst						V
V _{uvp,PVDD,hyst} (1)	Undervoltage protection limit, PVDD_X	Undervoltage protection limit, PVDD_X				V
OTW ⁽¹⁾	Overtemperature warning	115	0.7 125	135	°C	
OTW _{hyst} ⁽¹⁾	Temperature drop needed below OTW after OTW event.	temperature for OTW to be inactive	113	25	133	°C
OTE ⁽¹⁾	Overtemperature error		145	155	165	°C
OTE-OTW _{differential} (1)	OTE-OTW differential			30		°C
OTE _{HYST} (1)	A device reset is needed to clear FAUL	T after an OTE event		25		°C
OLPC	Overload protection counter	f _{PWM} = 384 kHz		2.6		ms
I _{oc}	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1- Ω load, ROC = 24 k Ω		15		A
I _{OC_LATCHED}	Overcurrent limit protection, latched	Resistor – programmable, nominal peak current in 1- Ω load, ROC = 62 k Ω		15		А
Іост	Overcurrent response time	Time from application of short condition to Hi-Z of affected half-bridge		150		ns
I _{PD}	Internal pulldown resistor at output of each half bridge	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.		3		mA
STATIC DIGITAL SPE	ECIFICATIONS					
V _{IH}	High level input voltage	INDIT Y M1 M2 M2 DECET	1.9			V
V _{IL}	Low level input voltage	- INPUT_X, M1, M2, M3, RESET			0.8	V
LEAKAGE	Input leakage current				100	μA
OTW / SHUTDOWN (FAULT)					
R _{INT_PU}	Internal pullup resistance, OTW, CLIP,	FAULT to DVDD	20	26	33	kΩ
V _{OH}	High level output voltage	Internal pullup resistor	3	3.3	3.6	V
V _{OL}	Low level output voltage	$I_O = 4 \text{ mA}$		200	500	mV
	Device fanout OTW, FAULT, CLIP	_				

⁽¹⁾ Specified by design.



6.6 Audio Specification Stereo (BTL)

Audio performance is recorded as a chipset consisting of a TASxxxx PWM Processor (modulation index limited to 97.7%) and a TAS5612LA power stage with PCB and system configurations in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, $R_L = 4 \Omega$, $f_S = 384$ kHz, $R_{OC} = 24$ k Ω , $T_C = 75$ °C, Output Filter: $L_{DEM} = 10 \mu H$, $C_{DEM} = 1 \mu F$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _O	Power output per channel	$R_L = 4 \Omega$, 10% THD+N		125		W
		$R_L = 4 \Omega$, 1% THD+N		105		VV
THD+N	Total harmonic distortion + noise	1-W, 1-kHz signal		0.05%		
V_n	Output integrated noise	A-weighted, AES17 measuring filter		180		μV
Vos	Output offset voltage	No signal		10	20	mV
SNR	Signal-to-noise ratio ⁽¹⁾	A-weighted, AES17 measuring filter		105		dB
DNR	Dynamic range	A-weighted, -60 dBFS (rel 1% THD+N)		105		dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	P _O = 0, channel switching ⁽²⁾		1.2		W

- (1) SNR is calculated relative to 1% THD-N output level.
- (2) Actual system idle losses also are affected by core losses of output inductors.

6.7 Audio Specification 4 Channels (SE)

Audio performance is recorded as a chipset consisting of a TASxxxx PWM Processor (modulation index limited to 97.7%) and a TAS5612LA power stage with PCB and system configurations in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, $R_L = 4 \Omega$, $f_S = 384$ kHz, $R_{OC} = 24$ k Ω , $T_C = 75$ °C, Output Filter: $L_{DEM} = 10 \mu H$, $C_{DEM} = 1 \mu F$, $C_{DCB} = 470 \mu F$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Po	Dower output nor channel	$R_L = 3 \Omega$, 10% THD+N		43		W
	Power output per channel	$R_L = 3 \Omega$, 1% THD+N		35		VV
THD+N	Total harmonic distortion + noise	1-W, 1-kHz signal		0.04%		
V _n	Output integrated noise	A-weighted, AES17 measuring filter		180		μV
SNR	Signal-to-noise ratio	A-weighted, AES17 measuring filter		102		dB
DNR	Dynamic range	A-weighted, –60 dBFS (rel 1% THD+N)		102		dB
P _{idle}	Power dissipation due to Idle losses (IPVDD_X)	P _O = 0, channels switching ⁽¹⁾		1.2		W

(1) Actual system idle losses also are affected by core losses of output inductors.



6.8 Audio Specification Mono (PBTL)

Audio performance is recorded as a chipset consisting of a TASxxxx PWM Processor (modulation index limited to 97.7%) and a TAS5612LA power stage with PCB and system configurations in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, $R_L = 4 \Omega$, $f_S = 384$ kHz, $R_{OC} = 24$ k Ω , $T_C = 75$ °C, Output Filter: $L_{DEM} = 10 \mu H$, $C_{DEM} = 1 \mu F$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		R _L = 2 Ω, 10%, THD+N		250		
		$R_L = 3 \Omega$, 10% THD+N		165		
Po	Davis a saturat a sa abasa a l	$R_L = 4 \Omega$, 10% THD+N		130		14/
P _O	Power output per channel	$R_L = 2 \Omega$, 1% THD+N	210			W
		$R_L = 3 \Omega$, 1% THD+N		135		
		$R_L = 4 \Omega$, 1% THD+N		105		
THD+N	Total harmonic distortion + noise	1-W, 1-kHz signal		0.025%		
V _n	Output integrated noise	A-weighted, AES17 measuring filter		180		μV
V _{OS}	Output offset voltage	No signal		10	20	mV
SNR	Signal to noise ratio (1)	A-weighted, AES17 measuring filter		105		dB
DNR	Dynamic range	A-weighted, -60 dBFS (rel 1% THD)		105		dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	P _O = 0, All channels switching ⁽²⁾		1.2		W

⁽¹⁾ SNR is calculated relative to 1% THD-N output level.


⁽²⁾ Actual system idle losses are affected by core losses of output inductors.



6.9 Typical Characteristics

6.9.1 Typical Characteristics, BTL Configuration

Measurement conditions are: 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, R_L = 4 Ω , f_S = 384 kHz, R_{OC} = 24 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μ H, C_{DEM} = 1 μ F, 20-Hz to 20-kHz bandwidth (AES17 low-pass filter), unless otherwise noted.




Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated




Typical Characteristics, BTL Configuration (continued)

Measurement conditions are: 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, R_L = 4 Ω , f_S = 384 kHz, R_{OC} = 24 k Ω , T_C = 75°C, Output Filter: $L_{DEM} = 10 \mu H$, $C_{DEM} = 1 \mu F$, 20-Hz to 20-kHz bandwidth (AES17 low-pass filter), unless otherwise noted.




6.9.2 Typical Characteristics, SE Configuration

Measurement conditions are: 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, R_L = 4 Ω , f_S = 384 kHz, R_{OC} = 24 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μH, C_{DEM} = 1 μF, C_{DCB} = 470 μF, 20-Hz to 20-kHz BW (AES17 low-pass filter), unless otherwise noted.



6.9.3 Typical Characteristics, PBTL Configuration

Measurement conditions are: 1 kHz, PVDD_X = 32.5 V, GVDD_X = 12 V, $R_L = 4 \Omega$, $f_S = 384$ kHz, $R_{OC} = 24$ k Ω , $T_C = 75$ °C, Output Filter: L_{DEM} = 10 μH, C_{DEM} = 1 μF, 20-Hz to 20-kHz BW (AES17 low-pass filter), unless otherwise noted.



Copyright © 2012-2015, Texas Instruments Incorporated



7 Detailed Description


7.1 Overview

TAS5612LA is a PWM input, audio PWM (class-D) amplifier. The output of the TAS5612LA can be configured for single-ended, BTL (Bridge-Tied Load) or parallel BTL (PBTL) output. It requires two rails for power supply, PVDD and 12 V (GVDD and VDD).

The following block diagram shows typical connections for BTL outputs. Detailed schematic can be viewed in *TAS5612LA EVM User's Guide* (SLAU375)



7.2 Functional Block Diagrams



 $\begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} \beg$

Figure 13. Typical System Block Diagram



Functional Block Diagrams (continued)




Figure 14. Functional Block Diagram



7.3 Feature Description

7.3.1 Power Supplies

To facilitate system design, the TAS5612LA needs only a 12-V supply in addition to the (typical) 32.5-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, for example, the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

To provide outstanding electrical and acoustical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST_X) and each full-bridge has separate power stage supply (PVDD_X) and gate supply (GVDD_X) pins. Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12-V source, it is highly recommended to separate GVDD_AB, GVDD_CD, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each full-bridge has independent power-stage supply pins (PVDD_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X connection is decoupled with minimum 2×220 -nF ceramic capacitors placed as close as possible to each supply pin. TI recommends following the PCB layout of the TAS5612LA reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 32.5-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5612LA is fully protected against erroneous power-stage turn on due to parasitic gate charging when power supplies are applied. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see *Recommended Operating Conditions*).

7.3.1.1 Boot Strap Supply

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300 kHz to 400 kHz, TI recommends using 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

7.3.2 System Power-Up and Power-Down Sequence

7.3.2.1 Powering Up

The TAS5612LA does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see *Electrical Characteristics*). Although not specifically required, TI recommends to hold RESET in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

7.3.2.2 Powering Down

The TAS5612LA does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see *Electrical Characteristics*). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks.



Feature Description (continued)

7.3.3 Start-up and Shutdown Ramp Sequence

The integrated start-up and stop sequence ensures a click and pop free start-up and shutdown sequence of the amplifier. The start-up sequence uses a voltage ramp with a duration set by the CSTART capacitor. The sequence uses the input PWM signals to generate output PWM signals, hence input idle PWM should be present during both start-up and shut down ramping sequences.

VDD, GVDD_X and PVDD_X power supplies must be turned on and with settled outputs before starting the start-up ramp by setting RESET high.

During start-up and shutdown ramp the input PWM signals should be in muted condition with the PWM processor noise shaper activity turned off (50% duty cycle).

The duration of the start-up and shutdown ramp is 100 ms + X ms, where X is the CSTART capacitor value in nF.

TI recommends to use 100-nF CSTART in BTL and PBTL mode and 1 μ F in SE mode configuration. This results in ramp times of 200 ms and 1.1 s, respectively. The longer ramp time in SE configuration allows charge and discharge of the output ac coupling capacitor without audible artifacts.




Figure 15. Start-up/Shutdown Ramp

7.3.4 Unused Output Channels

If all available output channels are not used, TI recommends disabling switching of unused output nodes to reduce power consumption. Furthermore by disabling unused output channels the cost of unused output LC demodulation filters can be avoided.

Disabling a channel is done by leave the bootstrap capacitor (BST) unstuffed and connecting the respective input to GND. The unused output pin(s) can be left floating. The PVDD decoupling capacitors still must be mounted.



Feature Description (continued)

Table 1. Unused Output Channels

OPERATING MODE	PWM INPUT	OUTPUT CONFIGURATION	UNUSED CHANNEL	INPUT_A	INPUT_B	INPUT_C	INPUT_D	UNSTUFFED COMPONENT
000	2N + 1							BST_A and BST_B
001	1N + 1	2 x BTL	AB CD	GND PWMa	GND PWMb	PWMc GND	PWMd GND	capacitors BST C and BST D
010	2N + 1		02	1 Willia	1 111115	GIVE	GIVE	capacitors
			Α	GND	PWMb	PWMc	PWMd	BST_A capacitor
101	1N + 1	4 x SE	В	PWMa	GND	PWMc	PWMd	BST_B capacitor
101	IIN + I	4 X SE	С	PWMa	PWMb	GND	PWMd	BST_C capacitor
			D	PWMa	PWMb	PWMc	GND	BST_D capacitor

7.3.5 Device Protection System

The TAS5612LA contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5612LA responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the FAULT pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed; that is, the supply voltage has increased.

The device will function on errors, as shown in Table 2.

Table 2. Device Protection

BTL MOD	E	PBTL MOD	Œ	SE MODE	
CHANNEL FAULT	TURNS OFF	CHANNEL FAULT	TURNS OFF	CHANNEL FAULT	TURNS OFF
А	A+B	Α	A+B+C+D	Α	A+B
В		В		В	
С	C+D	С		С	C+D
D		D		D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective high-side FET.

7.3.6 Pin-to-Pin Short-Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage if a power output pin (OUT_X) is shorted to GND or PVDD_X. For comparison, the OC protection system detects an over current after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at start-up, that is, when VDD is supplied, consequently a short to either GND or PVDD_X after system start-up will not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed, the device then continues the start-up sequence and starts switching. The detection is controlled globally by a two-step sequence. The first step ensures that there are no shorts from OUT_X to GND, the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is <15 ms/µF. While the PPSC detection is in progress, FAULT is kept low, and the device will not react to changes applied to the RESET pins. If no shorts are present the PPSC detection passes, and FAULT is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To prevent tripping the PPSC detection system TI recommends not inserting resistive load to GND or PVDD X.

7.3.7 Overtemperature Protection

The TAS5612LA has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (typical). If the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and FAULT being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.



7.3.8 Overtemperature Warning, OTW

The overtemperature warning $\overline{\text{OTW}}$ asserts when the junction temperature has exceeded recommended operating temperature. Operation at junction temperatures above $\overline{\text{OTW}}$ threshold is exceeding recommended operation conditions and is strongly advised to avoid.

If $\overline{\text{OTW}}$ asserts, action should be taken to reduce power dissipation to allow junction temperature to decrease until it gets below the $\overline{\text{OTW}}$ hysteresis threshold. This action can be decreasing audio volume or turning on a system cooling fan.

7.3.9 Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5612LA fully protect the device in any power-up or down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD_X and VDD supply voltages reach stated in *Electrical Characteristics*. Although GVDD_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

7.3.10 Error Reporting

Note that asserting RESET low forces the FAULT signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system micro controller and responding to an overtemperature warning signal by, for example, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both FAULT, CLIP, and OTW outputs.

See *Electrical Characteristics* for actual values.

The FAULT, OTW, pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the FAULT pin going low. Likewise, OTW goes low when the device junction temperature exceeds 125°C (see the following table).

FAULT	OTW	DESCRIPTION
0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	1	Overload (OLP) or undervoltage (UVP)
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

Table 3. Error Reporting

7.3.11 Fault Handling

If a fault situation occurs while in operation, the device will act accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and will cause all PWM activity of the device to be shut down, and will assert FAULT low. A global fault is a latching fault and clearing FAULT and restart operation requires resetting the device by toggling RESET. Toggling RESET should never be allowed with excessive system temperature, so it is advised to monitor RESET by a system microcontroller and only allow releasing RESET (RESET high) if the OTW signal is cleared (high). A channel fault will result in shutdown of the PWM activity of the affected channel(s). Note that asserting RESET low forces the FAULT signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system micro controller and responding to an over temperature warning signal by, for example, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

Product Folder Links: TAS5612LA

Copyright © 2012-2015, Texas Instruments Incorporated



Table 4. Fault Handling

FAULT or EVENT	FAULT or EVENT DESCRIPTION	GLOBAL or CHANNEL	REPORTING METHOD	LATCHED or SELF CLEARING	ACTION NEEDED TO CLEAR	OUTPUT FETs
PVDD_X UVP						
VDD UVP	\/- k F k	Olahai	FAULT Pin	0-14-01	Increase affected supply	Hi-Z
GVDD_X UVP	Voltage Fault	Global	FAULT PIN	Self Clearing	voltage	HI-Z
AVDD UVP						
POR (DVDD UVP)	Power On Reset	Global	FAULT Pin	AULT Pin Self Clearing Allow DVDD to rise		H-Z
BST UVP	Voltage Fault	Channel (half bridge)	None	Self Clearing	Allow BST capacitor to recharge (low side on, VDD 12 V)	High-Side Off
отw	Thermal Warning	Global	OTW Pin	Self Clearing	Cool below lower OTW threshold	Normal operation
OTE (OTSD)	Thermal Shutdown	Global	FAULT Pin	Latched	Toggle RESET	Hi-Z
OLP (CBC > 2.6 ms)	OC shutdown	Channel	FAULT Pin	Latched	Toggle RESET	Hi-Z
Latched OC (ROC > 47k)	OC shutdown	Channel	FAULT Pin	Latched	Toggle RESET	Hi-Z
CBC (24k < ROC < 33k)	OC Limiting	Channel	None	Self Clearing	reduce signal level or remove short	Flip state, cycle by cycle at fs/2
Stuck at Fault ⁽¹⁾ (1 to 3 channels)	No PWM	Channel None		Self Clearing	resume PWM	Hi-Z
Stuck at Fault ⁽¹⁾ (All channels)	No PWM	Global	None	Self Clearing	resume PWM	Hi-Z

⁽¹⁾ Stuck at Fault occurs when input PWM drops below minimum PWM frame rate given in Recommended Operating Conditions.

7.3.12 Device Reset

When $\overline{\text{RESET}}$ is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high-impedance state when asserting the reset input low. Asserting reset input low removes any fault information to be signaled on the FAULT output, that is, FAULT is forced high. A rising-edge transition on reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of RESET must occur no sooner than 4 ms after the falling edge of FAULT.

7.3.13 System Design Consideration

A rising-edge transition on reset input allows the device to execute the start-up sequence and starts switching.

Apply audio only according to the timing information for start-up and shutdown sequence. That will start and stop the amplifier without audible artifacts in the output transducers.

The CLIP signal indicates that the output is approaching clipping (when output PWM starts skipping pulses due to loop filter saturation). The signal can be used to initiate an audio volume decrease or to adjust the power supply rail.

The device inverts the audio signal from input to output.

The DVDD and AVDD pins are not recommended to be used as a voltage source for external circuitry.

7.4 Device Functional Modes

As mentioned above, there are three main output modes that the user can configure the device as per application requirement. In addition there are two PWM modulation modes, AD and BD.

AD modulation can have single-ended (SE) or differential analog inputs. AD modulation can also be configured to have SE, BTL, BTL+SE, or PBTL outputs. BD modulation requires differential analog inputs.

Product Folder Links: TAS5612LA

BD modulation can only be configured in BTL or PTBL mode.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following sections discuss in detail three typical audio PWM (class-D) configurations:

- Differential input, stereo BTL outputs
- Differential input, mono PBTL output
- Single ended inputs, quad single-ended outputs.

20

Copyright © 2012-2015, Texas Instruments Incorporated



8.2 Typical Applications

8.2.1 Typical BTL Application




Figure 16. Typical Differential (2N) BTL Application With AD Modulation Filters



8.2.1.1 Design Requirements

See Figure 16 for application schematic. In this application, differential PWM inputs are used with AD modulation from the PWM modulator (TAS5558). AD modulation scheme is defined as PWM(+) is opposite polarity from PWM(-).

8.2.1.2 Detailed Design Procedure

- Pin 1 GVDD_AB is the gate drive voltage for half-bridges A and B. This pin needs a 3.3-Ω isolation resistor and a 0.1-μF decoupling capacitor.
- Pin 2 VDD is the supply for internal voltage regulators AVDD and DVDD. This pin needs a 10-uF bulk capacitor and a 0.1-μF decoupling capacitor.
- Pin 3 Roc adjust is the overcurrent programming resistor. Depending on the application, this resistor can be between 24 k Ω to 68 k Ω .
- Pin 4 RESET pin when asserted, this pin keeps outputs Hi-Z and no PWM switching. This pin can be controlled by a microprocessor.
- Pins 5 and 6 These are PWM (+) and PWM (-) pins with signals provided by a PWM modulator such as TAS5558. These are PWM differential pair.
- Pin 7 Start up ramp capacitor should be 0.1 μF for BTL configuration.
- Pin 8 Digital output supply pin is connected to 1-μF decoupling capacitor.
- Pins 9-12 Ground pins are connected to board ground.
- Pin 13 Analog output supply pin is connected to 1-µF decoupling capacitor.
- Pins 14 and 15 These are PWM (+) and PWM (-) pins with signals provided by a PWM modulator such as TAS5558. These are PWM differential pair.
- Pin 16 Fault pin can be monitored by a microcontroller through GPIO pin. System can decide to assert reset or shutdown.
- Pin 17 Overtemperature warning pin can be monitored by a microcontroller through a GPIO pin. System can
 decide to turn on fan or lower output power.
- Pin 18 Output clip indicator can be monitored by a microcontroller through a GPIO pin. System can decide
 to lower the volume.
- Pins 19-21 Mode pins set the input and output configurations. For this configuration M1-M3 are grounded. These mode pins must be hardware configured, such as, not through GPIO pins from a microcontroller.
- Pin 22 GVDD_CD is the gate drive voltage for half-bridges C and D. It needs a 3.3-Ω isolation resistor and a 0.1-µF decoupling capacitor.
- Pins 23, 24, 43, 44 Bootstrap pins for half-bridges A, B, C, and D. Connect 33 nF from this pin to corresponding output pins.
- Pins 25, 26, 33, 34, 41, 42 These ground pins should be used to ground decoupling capacitors from PVDD X.
- Pins 27, 28, 32, 35, 39, 40 Output pins from half-bridges A, B, C, and D. Connect appropriate bootstrap capacitors and differential LC filter as shown in Figure 16.
- Pins 29, 30, 31, 36, 37, 38 Power supply pins to half-bridges A, B, C, and D. A and B form a full-bridge and C and D form another full-bridge. A 470-uF bulk capacitor is recommended for each full-bridge power pins. Two 0.22-μF decoupling capacitors are placed on each full-bridge power pins. See Figure 16 for details.

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



8.2.1.3 Application Curves




Figure 17. Total Harmonic + Noise vs Output Power, 1 kHz




Figure 18. Output Power vs Supply Voltage vs Distortion + Noise = 10%

www.ti.com

8.2.2 Typical PBTL Configuration




Figure 19. Typical Differential (2N) PBTL Application With AD Modulation Filter



8.2.2.1 Design Requirements


See Figure 19 for application schematic. In this application, one differential PWM input is used with AD modulation from the PWM modulator such as the TAS5558. AD modulation scheme is defined as PWM(+) is opposite polarity from PWM(-). The output PBTL configuration is often used to drive lower impedance load such as a subwoofer.

8.2.2.2 Detailed Design Procedure

- Pin 1 GVDD_AB is the gate drive voltage for half-bridges A and B. This pin needs a 3.3-Ω isolation resistor and a 0.1-μF decoupling capacitor.
- Pin 2 VDD is the supply for internal voltage regulators AVDD and DVDD. This pin needs a $10-\mu F$ bulk capacitor and a $0.1-\mu F$ decoupling capacitor.
- Pin 3 Roc adjust is the overcurrent programming resistor. Depending on the application, this resistor can be between 24 kΩ to 68 kΩ.
- Pin 4 RESET pin when asserted, this pin keeps outputs Hi-Z and no PWM switching. This pin can be controlled by a microprocessor.
- Pins 5 and 6 These are PWM (+) and PWM (-) pins with signals provided by a PWM modulator such as TAS5558. These are PWM differential pair.
- Pin 7 Start up ramp capacitor should be 0.1 μF for PBTL configuration.
- Pin 8 Digital output supply pin is connected to 1-μF decoupling capacitor.
- · Pins 9-12 Ground pins are connected to board ground.
- Pin 13 Analog output supply pin is connected to 1-uF decoupling capacitor.
- Pins 14 and 15 These are PWM (+) and PWM (-) pins with signals provided by a PWM modulator such as TAS5558. These are PWM differential pair.
- Pin 16 Fault pin can be monitored by a microcontroller through GPIO pin. System can decide to assert reset or shutdown.
- Pin 17 Overtemperature warning pin can be monitored by a microcontroller through a GPIO pin. System can
 decide to turn on fan or lower output power.
- Pin 18 Output clip indicator can be monitored by a microcontroller through a GPIO pin. System can decide
 to lower the volume.
- Pins 19-21 Mode pins set the input and output configurations. For this configuration M1-M3 are grounded. These mode pins must be hardware configured, such as, not through GPIO pins from a microcontroller.
- Pin 22 GVDD_CD is the gate drive voltage for half-bridges C and D. This pin needs a 3.3-Ω isolation resistor and a 0.1-µF decoupling capacitor.
- Pins 23, 24, 43, 44 Bootstrap pins for half-bridges A, B, C, and D. Connect 33 nF from this pin to corresponding output pins.
- Pins 25, 26, 33, 34, 41, 42 These ground pins should be used to ground decoupling capacitors from PVDD X.
- Pins 27, 28, 32, 35, 39, 40 Output pins from half-bridges A, B, C, and D. Connect appropriate bootstrap capacitors and differential LC filter as shown in Figure 19.
- Pins 29, 30, 31, 36, 37, 38 Power supply pins to half-bridges A, B, C, and D. A and B form a full-bridge and C and D form another full-bridge. A 470-uF bulk capacitor is recommended for each full-bridge power pins. Two 0.22-μF decoupling capacitors are placed on each full-bridge power pins. See Figure 19 for details.



8.2.2.3 Application Curves



2Ω 3Ω 4Ω 300 280 260 240 ≥ 220 200 200 180 160 140 120 ۵ 100 80 60 20 25 PVDD – Supply Voltage – V

Figure 21. Output Power vs Supply Voltage

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



8.2.3 Typical SE Configuration




Figure 22. Typical (1N) SE Application



8.2.3.1 Design Requirements


See Figure 22 for application schematic. In this application, four single-ended PWM inputs are used with AD modulation from the PWM modulator such as the TAS5558. AD modulation scheme is defined as PWM(+) is opposite polarity from PWM(-). The single-ended (SE) output configuration is often used to drive 4 independent channels in one TAS5612LA device.

8.2.3.2 Detailed Design Procedure

- Pin 1 GVDD_AB is the gate drive voltage for half-bridges A and B. This pin needs a 3.3-Ω isolation resistor and a 0.1-uF decoupling capacitor.
- Pin 2 VDD is the supply for internal voltage regulators AVDD and DVDD. This pin needs a 10-uF bulk capacitor and a 0.1-uF decoupling capacitor.
- Pin 3 Roc adjust is the overcurrent programming resistor. Depending on the application, this resistor can be between 24 k Ω to 68 k Ω .
- Pin 4 RESET pin when asserted, this pin keeps outputs Hi-Z and no PWM switching. This pin can be controlled by a microprocessor.
- Pins 5 and 6 These are PWM (+) and PWM (-) pins with signals provided by a PWM modulator such as TAS5558. These are PWM differential pair.
- Pin 7 Start up ramp capacitor should be 1 uF for SE configuration.
- Pin 8 Digital output supply pin is connected to 1-uF decoupling capacitor.
- Pins 9-12 Ground pins are connected to board ground.
- Pin 13 Analog output supply pin is connected to 1-uF decoupling capacitor.
- Pins 14 and 15 These are PWM (+) and PWM (-) pins with signals provided by a PWM modulator such as TAS5558. These are PWM differential pair.
- Pin 16 Fault pin can be monitored by a microcontroller through GPIO pin. System can decide to assert reset or shutdown.
- Pin 17 Overtemperature warning pin can be monitored by a microcontroller through a GPIO pin. System can
 decide to turn on fan or lower output power.
- Pin 18 Output clip indicator can be monitored by a microcontroller through a GPIO pin. System can decide
 to lower the volume.
- Pins 19-21 Mode pins set the input and output configurations. For this configuration M1-M3 are grounded. These mode pins must be hardware configured, such as, not through GPIO pins from a microcontroller.
- Pin 22 GVDD_CD is the gate drive voltage for half-bridges C and D. This pin needs a 3.3-Ω isolation resistor and a 0.1-uF decoupling capacitor.
- Pins 23, 24, 43, 44 Bootstrap pins for half-bridges A, B, C, and D. Connect 33 nF from this pin to corresponding output pins.
- Pins 25, 26, 33, 34, 41, 42 These ground pins should be used to ground decoupling capacitors from PVDD X.
- Pins 27, 28, 32, 35, 39, 40 Output pins from half-bridges A, B, C, and D. Connect appropriate bootstrap capacitors and differential LC filter as shown in Figure 22.
- Pins 29, 30, 31, 36, 37, 38 Power supply pins to half-bridges A, B, C, and D. A and B form a full-bridge and C and D form another full-bridge. A 470-uF bulk capacitor is recommended for each full-bridge power pins. Two 0.22-μF decoupling capacitors are placed on each full-bridge power pins. See Figure 22 for details.



8.2.3.3 Application Curves



Power




Figure 24. Output Power vs Supply Voltage

Copyright © 2012–2015, Texas Instruments Incorporated

9 Power Supply Recommendations

The most important parameters are the absolute maximum rating on PVDD pins, bootstrap pins, and output pins. Over stress the device with higher that maximum voltage rating may shorten device lifetime operation and even cause device damage. Be sure that the specifications in *Specifications* are observed.

For best audio performance, low ESR bulk capacitors are recommended. Depending on the application 470-uF capacitor or higher should be used. As always, decoupling capacitors must be placed no more than 1 mm from the power supply pins. If PCB space is not allowed for close decoupling capacitor placement, the decoupling capacitors can be placed on the back side of the device with vias. However, the device must be directly below the pins.

10 Layout

10.1 Layout Guidelines

10.1.1 PCB Material Recommendation

FR-4 Glass Epoxy material with 1 oz. (35 μ m) is recommended for use with the TAS5612LA. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance.

10.1.2 PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, $1000~\mu F$, 50~V should support most applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

10.1.3 Decoupling Capacitor Recommendation

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X5R or better should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the close decoupling capacitor that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 50 V is required for use with a 32.5-V power supply.

See to the TAS5614LADDVEVM User's Guide, SLAU375, for more details including layout and Bill of Materials.

10.1.4 Circuit Component and Printed-Circuit Board Recommendation

These requirements must be followed to achieve best performance and reliability and minimum ground bounce at rated output power of TAS5612LA.

10.1.4.1 Circuit Component Requirements

A number of circuit components are critical to performance and reliability. They include LC filter inductors and capacitors, decoupling capacitors and the heatsink. The best detailed reference for these is the TAS5612LA EVM BOM in the users guide, which includes components that meet all the following requirements.

High-frequency decoupling capacitors: small high frequency decoupling capacitors are placed next to the IC to control switching spikes and keep high-frequency currents in a tight loop to achieve best performance and reliability and EMC. They must be high quality ceramic parts with material like X7R or X5R and voltage ratings at least 30% greater than PVDD, to minimize loss of capacitance caused by applied dc voltage. (capacitors made of materials like Y5V or Z5U should never be used in decoupling circuits or audio circuits because their capacitance falls dramatically with applied dc and ac voltage, often to 20% of rated value or less.)



Layout Guidelines (continued)

- Bulk decoupling capacitors: large bulk decoupling capacitors are placed as close as possible to the IC to stabilize the power supply at lower frequencies. They must be high quality aluminum parts with low ESR and ESL and voltage ratings at least 25% more than PVDD to handle power supply ripple currents and voltages.
- LC filter inductors: to maintain high efficiency, short-circuit protection and low distortion, LC filter inductors must be linear to at least the OCP limit and must have low dc resistance and core losses. For SCP, minimum working inductance, including all variations of tolerance, temperature and current level, must be 5 μH. Inductance variation of more than 1% over the output current range can cause increased distortion.
- LC filter capacitors: to maintain low distortion and reliable operation, LC filter capacitors must be linear to twice the peak output voltage. For reliability, capacitors must be rated to handle the audio current generated in them by the maximum expected audio output voltage at the highest audio frequency.
- Heatsink: The heatsink must be fabricated with the PowerPAD contact area spaced 1.0 mm ±0.01 mm above
 mounting areas that contact the PCB surface. It must be supported mechanically at each end of the IC. This
 mounting ensures the correct pressure to provide good mechanical, thermal and electrical contact with
 TAS5612LA PowerPAD. The PowerPAD contact area must be bare and must be interfaced to the PowerPAD
 with a thin layer (about 1 mil) of a thermal compound with high thermal conductivity.

10.1.4.2 Printed Circuit Board Requirements

PCB layout, audio performance, EMC and reliability are linked closely together, and solid grounding improves results in all these areas. The circuit produces high, fast-switching currents, and care must be taken to control current flow and minimize voltage spikes and ground bounce at IC ground pins. Critical components must be placed for best performance and PCB traces must be sized for the high audio currents that the IC circuit produces.

Grounding: ground planes must be used to provide the lowest impedance and inductance for power and audio signal currents between the IC and its decoupling capacitors, LC filters and power supply connection. The area directly under the IC should be treated as central ground area for the device, and all IC grounds must be connected directly to that area. A matrix of vias must be used to connect that area to the ground plane. Ground planes can be interrupted by radial traces (traces pointing away from the IC), but they must never be interrupted by circular traces, which disconnect copper outside the circular trace from copper between it and the IC. Top and bottom areas that do not contain any power or signal traces should be flooded and connected with vias to the ground plane.

Decoupling capacitors: high frequency decoupling capacitors must be located within 2mm of the IC and connected directly to PVDD and GND pins with solid traces. Vias must not be used to complete these connections, but several vias must be used at each capacitor location to connect top ground directly to the ground plane. Placement of bulk decoupling capacitors is less critical, but they still must be placed as close as possible to the IC with strong ground return paths. Typically the heatsink sets the distance.


LC filters: LC filters must be placed as close as possible to the IC after the decoupling capacitors. The capacitors must have strong ground returns to the IC through top and bottom grounds for effective operation.

PCB copper must be at least 1 ounce thickness. PVDD and output traces must be wide enough to carry expected average currents without excessive temperature rise. PWM input traces must be kept short and close together on the input side of the IC and must be shielded with ground flood to avoid interference from high power switching signals.

The heatsink must be grounded well to the PCB near the IC, and a thin layer of highly conductive thermal compound (about 1mil) must be used to connect the heatsink to the PowerPAD.



10.2 Layout Example



Note T1: Bottom and top layer ground plane areas are used to provide strong ground connections. The area under the IC must be treated as central ground, with IC grounds connected there and a strong via matrix connecting the area to bottom ground plane. The ground path from the IC to the power supply ground through top and bottom layers must be strong to provide very low impedance to high power and audio currents.

Note T2: Low impedance X7R or X5R ceramic high frequency decoupling capacitors must be placed within 2 mm of PVDD and GND pins and connected directly to them and to top ground plane to provide good decoupling of high frequency currents for best performance and reliability. Their dc voltage rating must be 2 × PVDD.

Note T3: Low impedance electrolytic bulk decoupling capacitors must be placed as close as possible to the IC. Typically the heat sink sets the distance. Wide PVDD traces are routed on the top layer with direct connections to the pins, without going through vias.

Note T4: LC filter inductors and capacitors must be placed as close as possible to the IC after decoupling capacitors. Inductors must have low dc resistance and switching losses and must be linear to at least the OCP (over current protection) limit. capacitors must be linear to at least twice the maximum output voltage and must be capacitorable of conducting currents generated by the maximum expected high frequency output.


Note T5: Bulk decoupling capacitors and LC filter capacitors must have strong ground return paths through ground plane to the central ground area under the IC.

Note T6: The heat sink must have a good thermal and electrical connection to PCB ground and to the IC PowerPAD. It must be connected to the PowerPAD through a thin layer, about 1 mil, of highly conductive thermal compound.

Figure 25. Printed Circuit Board - Top Layer



Layout Example (continued)



Note B1: A wide PVDD bus and a wide ground path must be used to provide very low impedance to high power and audio currents to the power supply. Top and bottom ground planes must be connected with vias at many points to reinforce the ground connections.

Note B2: Wide output traces can be routed on the bottom layer and connected to output pins with strong via arrays.

Figure 26. Printed Circuit Board - Bottom Layer

Copyright © 2012-2015, Texas Instruments Incorporated Submit Documentation Feedback



11 Device and Documentation Support

11.1 Trademarks

PurePath, PowerPAD are trademarks of Texas Instruments. Blu-ray is a trademark of Blu-ray Disk Association (BDA). All other trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5612LADDV	ACTIVE	HTSSOP	DDV	44	35	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 125	TAS5612LA	Samples
TAS5612LADDVR	ACTIVE	HTSSOP	DDV	44	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 125	TAS5612LA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Aug-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5612LADDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Aug-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TAS5612LADDVR	HTSSOP	DDV	44	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Aug-2023


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TAS5612LADDV	DDV	HTSSOP	44	35	530	11.89	3600	4.9

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206011/H



PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.

 4. Reference JEDEC registration MO-153.
- 5. The exposed thermal pad is designed to be attached to an external heatsink.
- 6. Features may differ or may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.

8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated