


2I_048_010A 48V 10W DC-DC Converter

The Helix Semiconductors MuxCapacitor® 2I_048_010A is a member of the MxC® 200 family of monolithic configurable high voltage switch capacitor DC-DC converters targeted for use in both non-isolated and isolated, buck or boost converter applications. The 2I_048_010A supports a seamless interface to transformerless isolated (TL) low voltage PoL regulators to provide highly efficient DC-DC converter solutions with 48V to 57V input voltages for regulated or non-regulated PoL solutions. Consisting of a unique capacitive conversion stage and a full bridge driver, the 2I_048_010A can easily be configured to support TL systems with multiple voltage requirements. Intelligent timing & control optimize power delivery efficiency from no-load to maximum power.

Applications

- PoE: Wireless Access Points, Security Cameras, VoIP Phones
- IoT & IIoT Gateways
- Electric & Hybrid Automobiles
- Industrial Controllers, HVAC
- Telecom, Data Center Functions



Features

- 48V to 24V Input/Output Voltage
 - MuxCap™, G=1/2
 - Up to 57V Input Voltage
- 24V Full Bridge Driver
- Up to 10W Output
 - FBOU TP & FBOU TN
- Idle Operation: Active, No-Load
 - 1mW Non-Switching
 - 48mW Switching
- 48V to 24V peak efficiency of >96%
 - > 90% Efficiency @ 10W
- Maximizes PoL regulator efficiency
- Fault Detection
 - Output Over Current
 - Thermal Shutdown
- Evaluation Boards, Reference Designs
 - Transformerless Isolation - TL
 - Unregulated and Regulated
- Package Options
 - 32 pin QFN, 5mm x 5mm
 - Wire Bond Die




Table of Contents

1	Pin Configuration and Description	3
2	Absolute Maximum Ratings	5
3	Recommended Operating Conditions.....	5
4	Electrical Specifications.....	6
5	Functional Description	9
5.1	MuxCapacitor Voltage Divider	9
5.2	Low Drop-Out Voltage Regulator.....	10
5.3	Under-Voltage Lockout and POR	10
5.4	Clock Generator	10
5.5	Thermal Shutdown.....	10
6	Reference System Application	11
7	Package Drawings	15
7.1	QFN32 Package	16
7.2	Wire-bond Die.....	16
8	Ordering Information.....	17

Table of Tables

Table 1:	2I_048_010A Pin Assignments.....	3
Table 2:	2I_048_010A Absolute Maximum Ratings	5
Table 3:	2I_048_010A Recommended Operating Conditions	5
Table 4:	2I_048_010A Electrical Characteristics	6
Table 5:	2I_048_010A Ordering Information.....	17
Table 6:	Revision History.....	18

Table of Figures

Figure 1:	2I_048_010A QFN32 Pinout.....	3
Figure 2:	VOUT1 Efficiency.....	7
Figure 3:	FBOU _{TP/N} vs Frequency Efficiency.....	7
Figure 4:	2I_048_010A Block Diagram.....	8
Figure 5:	2I_048_010A Functional Block Diagram	9
Figure 6:	2I_048_010A Application Schematic	12
Figure 7:	2I_048_010A QFN32 Package Drawing	16

1 Pin Configuration and Description

Figure 1: 2I_048_010A QFN32 Pinout




Table 1: 2I_048_010A Pin Assignments

Pin No.	Name	Description
1	VIN1	MuxCapacitor 1: DC input voltage supply pin
3	EN	Device Enable: Input Pin, Internal 2MΩ Pull-Down, 60Vmax 0 = Disable, 1 = Enable
5	VDD	Pre-Regulator: Output supply voltage pin Attach 0.1μF capacitor from VDD pin to GND
6	GND	GND for internal reference and analog circuitry
7	VOUTLDO	LDO: 5V Analog Output pin Attach 4.7μF capacitor from VOUTLDO pin to GND
8	VINLDO	LDO: Input supply voltage pin Connect VINLDO pin to VOUT1
11	RT	Charge Pump Frequency: Input Pin Add external resistor from RT pin to GND.
12	EXTCLKSEL	External Clock Sync Enable: Input Pin, Internal 2MΩ Pull-Down, 30Vmax 0 = Internal Clock, 1 = External Clock
13	EXTCLK	External Clock Sync: Input pin, Internal 2MΩ Pull-Down

16	PGND3	Power GND
18	FBGNDN	Power GND
19	FBOUTN	Full Bridge push/pull driver output
20	FBINN	Full Bridge push/pull driver input
24	PGND2	Power GND
26	FBGNDP	Power GND
27	FBOUTP	Full Bridge push/pull driver output
28	FBINP	Full Bridge push/pull driver input
29	PGND1	Power GND
30	CFLY1B	MuxCapacitor 1: Bottom of flying capacitor
31	VOUT1	MuxCapacitor 1: Output Pin Attach output capacitor from VOUT1 to PGND1.
32	CFLY1T	MuxCapacitor 1: Top of flying capacitor
2,4,9,10, 14,15,17,21, 22,23,25	NC	No Connect
	Thermal Pad	Power GND

2 Absolute Maximum Ratings

The 2I_048_010A can be exposed to the following extremes without permanent damage to device operation. Performance is not guaranteed at these extremes. Continuous operation at these extremes reduces long term reliability.

Table 2: 2I_048_010A Absolute Maximum Ratings

Pin	Min	Max	Unit
VIN1, EN	-0.3	62	V
VIN2, VIN3	-0.3	31	V
VINLDO	-0.3	15	V
EXTCLK	-0.3	30	V
VOUPLDO, VDD, EXTCLKSEL, RT	-0.3	6	V
GND to PGND	-0.3	0.3	V
ESD Voltage: Human Body Model		2	kV
ESD Voltage: Charge coupled Model		500	V
ESD Voltage: Machine Model		200	V
Storage temperature	-40	125	°C
Junction Temperature	-40	125	°C

3 Recommended Operating Conditions

The 2I_048_010A chip is designed to operate within the design limits specified in the Parametric Specifications when the conditions of the following table are not exceeded.

Table 3: 2I_048_010A Recommended Operating Conditions

Definition	Min	Max	Unit
Input Voltage	20	57	V
Output Power	0	15	W
EN	0	57	V
EXTCLK	0	29	V
EXTCLKSEL, RT	0	5.5	V
Junction Temperature	-40	125	°C

4 Electrical Specifications

The electrical characteristics of the Helix Semiconductors 2I_048_010A is tested according to the following criteria:

Unless otherwise stated, these specifications apply over:

$$20V < VIN1 < 575V, 10V < FBINP \& FBINN < 28.5V,$$

$$4.5V < VOUTLDO < 5.5, Fsw=100kHz, -40^{\circ}C < TJ < 85^{\circ}C.$$

Notes:

1. Min and Max values are valid over Operating Conditions, unless otherwise stated.
2. Typ values are valid at typical Operating Conditions and typical process Parameters.
3. Guaranteed by Design.

Table 4: 2I_048_010A Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
60V MuxCapacitor Voltage Divider: VIN1/VOUT1						
Vout	Output Voltage	VIN=4V, Po=0W, Note 3.		24		V
Iout	Output Current	Note 3.			0.3	A
Rsw	Switch Rdson			600		mΩ
Full Bridge Push/Pull Driver: FBINP/FBOU TP and FBINN/FBOU TN						
Vout	Output Voltage	VIN=24V, Po=0W, Note 3.		24		V
Iout	Output Current	Note 3.			1	A
Rsw	Switch Rdson			300		mΩ
VOUTLDO						
VoutLDO	Output Voltage			5		V
Under Voltage Lockout						
UVVoutS+	VOUTLDO Start	5V Rising Trip Level	4.4	4.6	4.8	V
UVVoutS-	VOUTLDO Stop	5V Falling Trip Level	4.1	4.2	4.3	V
EN+	Enable On Thresh.	Enable Rising Trip Level	1.14	1.2	1.26	V
EN1	Enable Off Thresh.	Enable Falling Trip Level	0.95	1.0	1.05	V
Clock Generator						
Fsw	Switching Frequency	RT=402KΩ,95kHz RT=174KΩ, 220kHz		95	230	kHz
Thermal Shutdown						
TSD	Thermal Shutdown	Note 3.		145		°C
Hyst	Hysteresis	Note 3.		20		°C

Figure 2: VOUT1 Efficiency




Figure 3: FBOU TP/N vs Frequency Efficiency







Figure 4: 2I_048_010A Block Diagram



5 Functional Description

The Helix Semiconductors 2I_048_010A DC-DC MuxCapacitor IC is an easy to use, highly efficient DC voltage divider and full bridge driver. It combines a MuxCapacitor Voltage Divider followed by a pair of push/pull drivers allowing the use of lower voltage / lower cost PoL regulators.

Figure 5: 2I_048_010A Functional Block Diagram



The MuxCapacitor stage has its own input and output pins allowing for multiple configurations. Also, each push/pull driver has its own input pin. The push/pull drivers are synchronized to out-phase clocks enabling a full bridge driver.

5.1 MuxCapacitor Voltage Divider

The 2I_048_010A Muxcapacitor Voltage Divider (MCVD) divides the DC voltage present at the VIN1 pin to a reduced voltage at the VOUT1 pin which provides the input voltage to the push/pull drivers. The MCVD is comprised of one stage with a gain of $\frac{1}{2}$.

The MCVD uses an external flying capacitor, an internal switching circuit, and an external hold capacitor. The switching device is configured to operate the corresponding voltage reduction circuit at charging and discharging phases from a two-phase non-overlapping on-chip clock generator. Also, the MuxCapacitor contains over-current protection. The over-current protection automatically resets once the over-current condition clears. This feature is active at startup enhancing the soft-start ramp-up at each VOUT1.

5.2 Low Drop-Out Voltage Regulator

An integrated 5V LDO provides the supply voltage for the analog circuits. The 5V LDO is powered from the VINLDO pin. The VINLDO supply voltage range is 7-15V.

The 5V LDO uses the bandgap output as the reference voltage to generate the desired output voltage.

5.3 Under-Voltage Lockout and POR

The integrated under-voltage lockout circuit monitors the voltages at the 5V LDO output, and the Enable pin. It ensures that the MuxCapacitor outputs remain in the off state whenever one of these signals drop below the set thresholds. Normal operation resumes once these signals rise above their thresholds. The Power-On Ready (POR) signal is generated when each signal reaches their valid logic level. When the POR is asserted the Soft-Start sequence starts. All the UVLO comparators except the enable circuit are disabled when enable is low to achieve the ultra-low power dissipation.

5.4 Clock Generator

The integrated clock generator's switching frequency is programmed with an external resistor (402K Ω typical) connected from the RT pin to GND. The MuxCapacitor switching frequency (Fsw) is calculated as:

$$F_{sw} \text{ (kHz)} = 38,190 / \text{External RT Resistor (Kohms)}$$

This clock signal can be synchronized to an external clock by using the EXTCLK pin. Switching activity at the EXTCLK pin enables the internal synchronizer. When the synchronizer is enabled (EXTCLKSEL = 1), the MuxCapacitor clock will track the EXTCLK pin switching rate. As the EXTCLK pin frequency slows down, the MuxCapacitor clock slows down. The EXTCLK signal is derived from the external POL's switch drive signal. This allows the MuxCapacitors to save power as the external switcher slows down due to reduced load demand. The MuxCapacitor switching frequency is $\frac{1}{4}$ the EXTCLK frequency.

5.5 Thermal Shutdown

Temperature sensing is included and provides the signal to an over temperature detector. The trip threshold is set to 145°C. When trip threshold is exceeded, thermal shutdown turns off the MuxCapacitor outputs and resets the internal soft start.



The restart is automatically initiated when the sensed temperature drops down within the normal operating range. A 20°C hysteresis is incorporated into the thermal shutdown threshold. The thermal shutdown circuit is disabled when enable is low to achieve the ultra-low power dissipation.

6 Reference System Application

The 2I_048_010A is typically paired with the 2D_024_10A to implement a transformerless isolated (TL) power supply. The following system diagrams provide 10W TL application schematics. The 2I_048_010A is shown as a simple DC-DC voltage reduction circuit plus a full bridge driver on the primary side of the safety barrier isolation interface. The MuxCapacitor stage performs a $G=1/2$ voltage reduction. The two push/pull drivers implement a full bridge driver to transfer energy across the isolation barrier components. The total power drawn from the 2I_048_010A cannot exceed 10W where $P_{out} = P_{out1}$ is the delivered MuxCapacitor power. The I_{out_max} for VOUT1 cannot exceed 0.5A. The I_{out_max} for FBOUTP and FBOUTN cannot exceed 1A individually. The two push/pull drivers are 180° out of phase to implement a full bridge driver.



Efficiency and delivered power are dependent on application circuit implementation, capacitor components, RT frequency and thermal management. Consult the factory for additional design information.

Figure 6: 2I_048_010A Application Schematic




4W		10W	
L1, L2	47uH	L1, L2	4.7uH
C6, C7	10nF	C6, C7	0.15uF



Mx270-EB-C



Mx271-EB-C



MxC 273-EB-C



MxC 274-EB-C


7 Package Drawings

The available packages for the 2I_048_010A are shown in the following drawings.

7.1 QFN32 Package

The 2I_048_010A is packaged in a 32-pin 5mm x 5mm QFN package as shown below.

Figure 7: 2I_048_010A QFN32 Package Drawing



7.2 Wire-bond Die


The 2I_048_010A is available in die form. Please contact factory for information regarding die sales.

8 Ordering Information

Refer to the following table for package option ordering information.

Table 5: 2I_048_010A Ordering Information

Part Number	Description	Package
2I-048-010A-QFN32-C	32 pin 5mm x 5mm QFN	QFN
2I-048-010A-WD-C	Wire Bond Die	Die
MxC 270-EB-C	48V to 12V Unregulated TL Evaluation Board	Eval Board
MxC 271-EB-C	6V to 6V Unregulated TL Evaluation Board	Eval Board
MxC 273-EB-C	48V to 5V Regulated TL Evaluation Board	Eval Board



This product is covered by one or more Helix Semiconductors patents.

Patent <http://www.helixsemiconductors.com/pages/company/trademarksandpatents>

Table 6: Revision History

Date	Revision	Description
1.30.19	1	Initial release
2.2.19	2	Miscellaneous edits
3.4.19	3	Patent disclosure, PoE schematic

Operational Headquarters

9980 Irvine Center Drive
Suite 100
Irvine, CA 92618

Information & Sales

949-748-6057
sales@helixsemiconductors.com

Technical Support

949-748-7026
support@helixsemiconductors.com

Engineering & Design Office

5475 Mark Dabling Blvd.
Suite 206
Colorado Springs, CO 80918

719-594-7098
designs@helixsemiconductors.com

Corporate Headquarters

4808 West Utica Ave.
Broken Arrow, OK 74011