| ANALOG
| DEVICES Low Frequency to 3 GHz, Dual VGA with Output Common-Mode and DC Offset Control

Data Sheet **ADRF6521**

FEATURES

Dual, matched VGAs Maximum voltage gain: 18 dB Gain control attenuation range: 21 dB typical for TA = 25°C ±1 dB gain flatness bandwidth: 2.5 GHz typical IMD2 and IMD3 (1.5 V p-p output level) −56.8 dBc typical and −75 dBc typical, respectively, at VGN = 1.5 V, 980 MHz and 1000 MHz tones HD2 and HD3 (1.5 V p-p output level) −75 dBc typical and −73.7 dBc typical, respectively, at VGN = 1.5 V, fundamental at 500 MHz −55.9 dBc typical and −57.5 dBc typical, respectively, at VGN = 1.5 V, fundamental at 1 GHz Noise figure 10.5 dB typical at maximum gain and at 500 MHz 14.8 dB at maximum gain and at 2 GHz Noise figure decreases dB for dB with gain backoff 100 Ω differential input impedance ≤16 Ω differential output impedance Programmable Output DC offset nominal range: ±400 mV Output common-mode control: > ±200 mV for VOCM = ±0.2 V Single- or dual-supply operation with power-down feature Single supply: VPOS = 5 V, VNEG = 0 V (nominal) Dual supply: VPOS = 3 V, VNEG =−2 V (nominal)

APPLICATIONS

Point-to-point and point-to-multipoint radios Baseband IQ receivers Diversity receivers ADC drivers Instrumentation Medical

GENERAL DESCRIPTION

The ADRF6521 is a dual, fully differential, low noise and low distortion variable gain amplifier (VGA). The high spuriousfree dynamic range over the gain range makes the ADRF6521 ideal for communication systems with dense constellations, multiple carriers, and nearby interferers.

The VGA has a 21 dB attenuation range with a typical voltage gain of 18 dB. The differential input impedance is 100 Ω, while the differential output impedance is 16 Ω. The $±1$ dB gain flatness bandwidth is 2.5 GHz. The output buffers are capable of swinging 1.5 V p-p into 100 Ω loads at >55 dBc for second-order and third-order intermodulation distortion (IMD2 and IMD3), and

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF6521.pdf&product=ADRF6521&rev=0) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM

for second and third harmonic distortion (HD2 and HD3) from low frequency to 1 GHz. Variable output dc offset control is accomplished with the OFS1 and OFS2 pins, and the output common-mode can be controlled with the VOCM pin.

The ADRF6521 flexibly operates from a single +5 V supply or from a range of dual supplies and consumes a total supply current of 200 mA. When fully disabled, it consumes 25 mA typical. The ADRF6521 is fabricated in an advanced silicongermanium BiCMOS process and is available in a [20-lead,](#page-32-0) exposed pad, $3 \text{ mm} \times 3 \text{ mm}$ LFCSP. Performance is specified over the −40°C to +85°C temperature range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2020 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

11/2020-Revision 0: Initial Version

SPECIFICATIONS

For single-supply operation, VPOS = 5 V, VNEG = 0 V nominal, and VOCM = 2.5 V, and for dual-supply operation, VPOS = 3 V, VNEG = −2 V nominal, and VOCM = 0 V, unless otherwise noted. T_A = 25°C and load impedance (Z_{LOAD}) = 186 Ω, unless otherwise noted. Voltages on VOCM, OFS1, and OFS2 are with respect to COMM (analog ground).

¹Voltages beyond this range, but below the absolute maximum ratings, may cause latch-up problems.

²The voltage range is the functional range of the pin.

³ V_{VPOS} is the VPOS voltage, and V_{VNEG} is the VNEG voltage.

 4 V_{OPP1} is the OPP1 voltage, V_{OPM1} is the OPM1 voltage, V_{OPP2} is the OPP2 voltage, and V_{OPM2} is the OPM2 voltage.

⁵Voltage levels at the interface are between the 43 Ω back termination resistors and 100 Ω differential load. This interface is −5.4 dB lower in voltage level than the output of the ADRF6521.

 $6 \times$ dBV = 20 \times log10(x V rms/1 V rms). 0 dBV is equivalent to 1 V rms.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 3. Thermal Resistance

¹ Based on simulation with JEDEC Standard JESD-51, using a 2S2P board. ² Based on simulation with JEDEC Standard JESD-51, using a 1S0P board.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADRF6521

Table 4. ADRF6521, 20-Lead LFCSP

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS **SINGLE-SUPPLY OPERATION**

VPOS = 5 V, VNEG = 0 V, T_A = 25°C, Z_{LOAD} = 186 Ω, VGN = 1.5 V, VOCM = 2.5 V, OFS1 = OFS2 = 0.75 V, output level = 1.5 V p-p, and 43 Ω back termination resistors de-embedded, unless otherwise noted. Noise figure measured with 100 Ω differential input termination. Worst case IMD2 and IMD3 tone reported. V_{OFSx} sweeps = 0 V, 0.4 V, 0.75 V, or 1.2 V. VOCM sweeps = 2.4 V, 2.5 V, or 2.6 V.

Figure 3. Voltage Gain and Error vs. VGN Voltage over Temperature at 500 MHz

Figure 4. Voltage Gain and Error vs. VGN Voltage over Temperature at 2 GHz

Figure 6. Voltage Gain and Error vs. VGN Voltage over Temperature at 1 GHz

Figure 7. Voltage Gain and Error vs. VGN Voltage over Temperature at 3 GHz

Figure 8. Voltage Gain vs. Frequency over 200 mV VGN Steps, 43 Ω Back Terminations not De-Embedded

Figure 9. Differential Input Return Loss (S11) vs. Frequency over Temperature and VGN

Figure 10. Noise Figure vs. Frequency over Temperature and VGN

Figure 11. Noise Figure vs. VGN Voltage over Temperature at 500 MHz

Figure 12. Differential Output Return Loss (S22) vs. Frequency over Temperature and VGN

Figure 13. Output Noise Density vs. Frequency over Temperature and VGN

Figure 14. Output Noise Density vs. VGN over Temperature at 500 MHz

Figure 15. Noise Figure vs. VGN Voltage over Temperature, at 1 GHz

Figure 16. Noise Figure vs. VGN Voltage over Temperature, at 2 GHz

Figure 17. Noise Figure vs. VGN Voltage over Temperature at 3 GHz

Figure 18. Output Noise Density vs. VGN over Temperature at 1 GHz

Figure 20. Output Noise Density vs. VGN over Temperature at 3 GHz

24784-125

24784-126

24784-130

–40°C +25°C +85°C

Figure 26. IMD3 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 27. IMD2 vs. VGN Voltage over Temperature and OFSx at 1 GHz

Figure 28. IMD2 vs. VGN Voltage, over Temperature and OFSx at 2 GHz

Figure 29. IMD2 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 30. IMD3 vs. VGN Voltage over Temperature and OFSx at 1 GHz

Figure 31. IMD3 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 32. IMD3 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 33. HD2 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 34. HD2 vs. VGN Voltage over Temperature and OFSx at 1 GHz

Figure 35. HD2 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 36. HD3 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 38. HD3 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 39. HD2 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 40. HD2 vs. VGN Voltage over Temperature and VOCM at 500 MHz

Figure 42. HD3 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 43. HD3 vs. VGN Voltage over Temperature and VOCM at 500 MHz

Figure 44. HD3 vs. VGN Voltage over Temperature and VOCM at 1 GHz

Figure 45. HD2 vs. VGN Voltage over Temperature and VOCM at 2 GHz

Figure 46. HD2 vs. VGN Voltage over Temperature and VOCM at 3 GHz

Figure 47. OP1dB vs. Frequency over Temperature and OFSx

Figure 48. HD3 vs. VGN Voltage over Temperature and VOCM at 2 GHz

Figure 50. OP1dB vs. Frequency over Temperature and VOCM

Figure 51. Differential DC Offset Voltage vs. V_{OFSx} Voltage over Temperature and VOCM

Figure 52. Channel to Channel Phase Mismatch vs. Frequency over VGN

Figure 53. Supply Current vs. Temperature for Multiple Devices

Figure 54. Differential Offset Voltage Mismatch (Channel to Channel) vs. VOFSx Voltage over VOCM

Figure 56. VGA Step Response Rise Time, Minimum to Maximum Gain

Figure 57. VGA Step Response Fall Time, Maximum to Minimum Gain

Figure 58. Disable Response Time

Figure 59. Enable Response Time

DUAL-SUPPLY OPERATION

VPOS = 3 V and VNEG = -2 V, T_A = 25°C, Z_{LOAD} = 186 Ω, VGN = 1.5 V, VOCM = 0 V, OFS1 = OFS2 = 0.75 V, output level = 1.5 V p-p, and 43 Ω back termination de-embedded, unless otherwise noted. Noise figure measured with 100 Ω differential input termination. Worst case IMD2 and IMD3 tone reported. V_{OFSx} sweeps = 0 V, 0.4 V, 0.75 V, or 1.2 V. VOCM sweeps = -0.1 V, 0 V, or +0.1 V.

Figure 60. Voltage Gain and Error vs. VGN Voltage over Temperature at 500 MHz

Figure 61. Voltage Gain and Error vs. VGN Voltage over Temperature at 2 GHz

Figure 62. Voltage Gain vs. Frequency, over Temperature and VGN, 43 Ω Back Terminations not De-Embedded

Figure 63. Voltage Gain and Error vs. VGN Voltage over Temperature at 1 GHz

Figure 64. Voltage Gain and Error vs. VGN Voltage over Temperature at 3 GHz

Figure 65. Voltage Gain vs. Frequency over 200 mV VGN Steps, 43 Ω Back Terminations not De-Embedded

Figure 66. Differential S11 vs. Frequency over Temperature and VGN

Figure 67. Noise Figure vs. Frequency over Temperature and VGN

Figure 68. Noise Figure vs. VGN Voltage over Temperature at 500 MHz

Figure 69. Differential S22 vs. Frequency over Temperature and VGN with 43 Ω Back Terminations

Figure 70. Output Noise Density vs. Frequency over Temperature and VGN

Figure 71. Output Noise Density vs. VGN Voltage over Temperature at 500 MHz

Figure 72. Noise Figure vs. VGN Voltage over Temperature at 1 GHz

Figure 73. Noise Figure vs. VGN Voltage over Temperature at 2 GHz

Figure 74. Noise Figure vs. VGN Voltage over Temperature at 3 GHz

Figure 75. Output Noise Density vs. VGN Voltage over Temperature at 1 GHz

Figure 76. Output Noise Density vs. VGN Voltage over Temperature at 2 GHz

Figure 77. Output Noise Density vs. VGN Voltage over Temperature at 3 GHz

Figure 80. IMD2 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 81. IMD3 vs. Frequency over Temperature and VGN

Figure 83. IMD3 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 84. IMD2 vs. VGN Voltage over Temperature and OFSx at 1 GHz

Figure 85. IMD2 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 86. IMD2 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 87. IMD3 vs. VGN Voltage over Temperature and OFSx at 1 GHz

Figure 88. IMD3 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 89. IMD3 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 90. HD2 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 91. HD2 vs. VGN Voltage over Temperature and OFSx at 1 GHz

Figure 92. HD2 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 93. HD3 vs. VGN Voltage over Temperature and OFSx at 500 MHz

Figure 95. HD3 vs. VGN Voltage over Temperature and OFSx at 2 GHz

Figure 96. HD2 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 97. HD2 vs. VGN Voltage over Temperature and VOCM at 500 MHz

Figure 98. HD2 vs. VGN Voltage over Temperature and VOCM at 1 GHz

Figure 99. HD3 vs. VGN Voltage over Temperature and OFSx at 3 GHz

Figure 100. HD3 vs. VGN Voltage over Temperature and VOCM at 500 MHz

Figure 101. HD3 vs. VGN Voltage over Temperature and VOCM at 1 GHz

Figure 102. HD2 vs. VGN Voltage over Temperature and VOCM at 2 GHz

`Figure 103. HD2 vs. VGN Voltage over Temperature and VOCM at 3 GHz

Figure 104. OP1dB vs. Frequency over Temperature and OFSx at Maximum Gain

Figure 105. HD3 vs. VGN Voltage over Temperature and VOCM at 2 GHz

Figure 107. OP1dB vs. Frequency over Temperature and VOCM at Maximum Gain

Figure 108. Output Differential DC Offset Voltage vs. V_{OFSx} Voltage over Temperature and VOCM

Figure 109. Channel to Channel Amplitude Mismatch vs. Frequency over VGN

Figure 110. Channel to Channel Phase Mismatch vs. Frequency over VGN

Figure 111. Output Differential DC Offset Channel to Channel Mismatch vs. VOFSx Voltage over VOCM

Figure 113. Group Delay Mismatch (Channel to Channel) vs. Frequency over VGN

Figure 114. Channel to Channel Isolation vs. Frequency over VGN

Figure 117. Supply Current vs. Temperature over Multiple Devices

THEORY OF OPERATION

The ADRF6521 is a highly linear, dual channel VGA with a −3 dB frequency response of 3.25 GHz. The ADRF6521 consists of a matched pair of VGAs, each consisting of a voltage variable attenuator (VVA) designed to have 21 dB of attenuation range at room temperature (T_A = 25°C), followed by an 18 dB amplifier, producing a gain range from +18 dB to −3 dB.

The output stage has the ability to change its common-mode voltage and have a purposeful dc offset voltage. The output common-mode voltage range and output dc offset voltage range are adjustable up to ± 200 mV and ± 400 mV, respectively, while still maintaining the high linearity outlined i[n Table 1.](#page-2-1) Larger ranges are possible, but linearity degrades[. Figure 120](#page-28-5) shows the simplified block diagram of a single channel.

Figure 120. Simplified Functional Block Diagram for a Single Channel

The entire differential signal chain is dc-coupled. However it is recommended to ac-couple the input signal paths. The gain setting control for the two channels is a shared pin (VGN), ensuring close matching of their magnitude and phase responses. The ADRF6521 is fully disabled by pulling $\overline{\mathrm{PWD}}$ to the VNEG supply.

INPUT VVAs

The input VVAs are designed to have high linearity and excellent log conformance. The VVAs have a differential input impedance of 100 Ω and an attenuation range of 21 dB, which decreases slightly over temperature. If the input must be dc-coupled, the output common mode of the previous stage must match the voltage on the VOCM pin. The topology of an input VGA, for example, the VVA located at the input of the device, is such that the noise figure degrades dB for dB as attenuation increases. The VVA maintains its high linearity across its full range of attenuation.

AMPLIFIERS

The ADRF6521 amplifiers use the same core as the [ADL5569.](https://www.analog.com/ADL5569?doc=ADRF6521.pdf) The amplifiers have a low output impedance ($\langle 20 \Omega \rangle$), and the R_F to R_G on-chip resistor ratio is approximately 8 \times , which creates the 18 dB of differential voltage gain. The amplifiers are designed to drive subsequent amplifier stages and are capable of high linearity with 1.5 V p-p two-tone signals into 100 Ω differential loads.

OUTPUT COMMON-MODE VOLTAGE

The output common-mode voltage is set internally to (VPOS + VNEG)/2, with an on-chip resister divider (see [Figure 122\)](#page-28-6). This voltage can be adjusted ±200 mV via the VOCM pin and the ADRF6521 still maintains IMD2, IMD3, HD2, and HD3 of −55 dBc or better. There is a 1 to 1 mapping between the control voltage applied to VOCM and the output common-mode voltage.

OUTPUT DC OFFSET CIRCUIT

The output dc offset on each channel of the ADRF6521 can be independently nulled out to account for the small inherent dc offsets of the VVA and amplifier. For applications such as predistortion, the output dc offset voltage of each channel can intentionally be increased up to ±400 mV in addition to the ±200 mV output common-mode range, while still maintaining high linearity. Adjusting the output common-mode and the output dc offset voltage more than a combined 400 mV from the nominal voltage on any output pin causes the linearity to degrade, possibly to IMDx and/or HDx levels worse than −55 dBc.

The output dc offset voltage is defined as follows:

 $V_{OFS\ DC} = V_{OPPx} - V_{OPMx}$

where V_{OPPx} and V_{OPMx} are the dc voltages on the OPP1 and OPM1 or the OPP2 and OPM2 output pins.

The output dc offset voltage is controlled via the OFS1 pin and OFS2 pin, shown in [Figure 120](#page-28-5) and [Figure 124](#page-29-2) as a generic OFSx pin. The output dc offset voltage is fundamentally caused by injecting a differential current into the input of the amplifier. The differential current consists of the following:

- A reference current (IREF), which is added to both the positive and negative legs of the differential path
- A bipolar offset current (I_{OFS}), which is added on one leg of the differential path and subtracted from the other leg

The reference current is a static current, but the bipolar offset current is controlled via the respective OFSx pins. Both currents are injected between the 18 dB amplifier and VVA. Because the offset current is bipolar, the output dc offset voltage goes up to +400 mV or down to −400 mV. The nominal closed form equation between the control voltage on the FLTx pins and the output dc offset voltage is

 V_{DC} offset diff = 0.89 \times V_{OFSx} – 0.668 V

Figure 121. 18 dB Amplifier for a Single Channel

The ADRF6521 has dc offset loops that null any signal below their low-pass frequency corner, which is set by a combination of the internal 35 pF capacitor plus any external capacitor decoupled to VNEG from OFSx.

Although the dc offset loops have a low-pass response, the signal paths show a high-pass response because the loops null any low frequency signal below their low-pass corner. The following equation shows the relationship between the high-pass corner observed on the signal paths and the value of the external capacitor decoupled to VNEG, which is called C_{OFS}:

$$
f_{HP}
$$
 (Hz) = 60/(C_{ORS} (µF) + 35 × 10⁻⁶)

With $C_{OFS} = 1 \mu F$, the high-pass corner in Hz is calculated as:

 f_{HP} (Hz) = 60/(1 + 35 × 10⁻⁶) = 60 Hz

The feedback loop shown in [Figure 124](#page-29-2) creates the output dc offset voltage. The differential to single-ended amplifier samples the differential output, converts the signal into single-ended mode, and averages the signal with a capacitor connected to VNEG. This averaged version of the output is compared to the dc voltage applied to the OFSx pin(s) with the transconductance amplifier (gm). The output differential current of the gm stage is injected between the RF and RG resistors of the 18 dB amplifier. The feedback loop forces the differential current of the gm amplifier to increase or decrease until the averaged voltage from the differential to single-ended amplifier is equal to the applied OFSx voltage. This differential current injected at the input of the amplifier creates an intentional dc offset voltage at the input, which is then amplified and seen on the output pins, OPPx and OPMx.

The output dc offset circuits are filtered on each channel via the FLT1 and FLT2 pins, for Channel 1 and Channel 2, respectively. Connect both pins to the negative supply via a 1 µF capacitor. There is an on-chip capacitance of 35 pF on each FLTx node.

GAIN CONTROL INTERFACE

The ADRF6521 has a linear-in-dB gain control interface. The gain control slope is maintained at 22.2 dB/V over temperature, supply, and process as gain varies from 250 mV to 1200 mV.

The gain function is given by

 $Gain (dB) = 22.2 \times V_{VGN} - 8.5$

where V_{VGN} is the voltage on the VGN gain pin in volts.

The gain control voltage range is from 0 V to 1.5 V, with respect to analog ground.

POWER-DOWN FUNCTION

The power-down function is accomplished via the PWD pin. By default, the device is enabled via the resistive divider shown in [Figure 123.](#page-29-3) Assert the PWD pin to the same potential as VNEG to reduce the current consumption to roughly 25 mA. Do not apply a voltage more than $VNEG + 3.3 V$ on the PWD pin. Higher voltages may cause damage to the device.

Figure 123. Simplified Power Down Interface

Figure 124. Output DC Offset Circuit for a Single Channel

APPLICATIONS INFORMATION **BASIC CONNECTIONS**

[Figure 125](#page-30-5) shows the basic connections for a typical ADRF6521 application.

SUPPLY DECOUPLING

Decouple each supply pin, VPOS and VNEG, to ground with at least one low inductance, surface-mount ceramic capacitor of 0.1 µF placed as close as possible to the ADRF6521 device.

INPUT SIGNAL PATH

Each signal path has an input VGA, accessed through the INP1, INM1, INP2, and INM2 pins, which sets a differential input impedance of 100 Ω.

The inputs can be dc-coupled or ac-coupled, but ac coupling is strongly recommended. There is no mechanism to change the common-mode voltage. Therefore, if the user wants to use dc coupling, the common-mode voltage of the previous stage must match the ADRF6521 input common-mode voltage of (VPOS + VNEG)/2 V.

OUTPUT SIGNAL PATH

The low impedance (20 Ω) output buffers are designed to drive a 100 Ω impedance load. However, the buffers can drive larger resistive loads. The output pins (OPP1, OPM1, OPP2, and OPM2) sit at a nominal output common-mode voltage of (VPOS + VNEG)/2 V. The outputs can be dc-coupled or ac-coupled. However, dc coupling is required to take advantage of the output dc offset voltage functionality. To change the output commonmode voltage, the user must apply a dc voltage to the VOCM pin different than (VPOS + VNEG)/2 V. Left open, VOCM defaults to (VPOS + VNEG)/2 V. To change the output dc offset voltage, the user must apply a voltage to the OFS1 and OFS2 pins different than 0.75 V. Left open, these pins are pulled to ground via an on-chip 5 k Ω resistor, which creates an approximately −670 mV dc output offset.

ENABLE AND DISABLE FUNCTION

To enable the ADRF6521, leave the $\overline{\rm PWD}$ pin open or pull this pin to VNEG + 3.0 V. Driving the $\overline{\text{PWD}}$ pin to VNEG disables the device, reducing the current consumption to approximately 25 mA at room temperature.

GAIN PIN (VGN) DECOUPLING

The ADRF6521 has one analog gain control pin, VGN. The gain changes when an applied VGN voltage is between 0 V and 1.5 V. Maximum voltage on the VGN pin is equal to the voltage applied to VPOS. Use at least one low inductance, surface-mount ceramic capacitor with a value of 0.1 µF and one 1000 pF in parallel to ground on the gain pin (VGN) to decouple to ground.

OUTPUT IMPEDANCE MATCHING

The ADRF6521 natively has a low differential output impedance of ≤16 Ω. Depending on the PCB design of the user and the S22 requirements, matching the output impedance to 100 $Ω$ differential may be desirable. To achieve a match looking towards the output pins, place a pair of 43 Ω series resistors as close as possible to the output pins (OPP1, OPM1, OPP2, and OPM2).

The installation of these 43 Ω resistors decreases the voltage level of the signal by roughly 6 dB, and thus decreases the maximum gain of the VGA to 12 dB. This loss of signal level is usually acceptable because of the high linearity of the ADRF6521. That is, the ADRF6521 can operate at twice the output signal level (with respect to no matching resistors), and still maintain −55 dBc IMD2 and IMD3 and HD2 and HD3 levels or better.

Note that when using series matching resistors, the output dc offset voltage is also reduced by the same amount as the RF signal level.

If a full 100 Ω match is not required and a greater than 12 dB gain value is more important, the user can decrease the series resistor value until an optimum trade-off between the gain and the output match is found.

SINGLE-SUPPLY OPERATION

The ADRF6521 can operate on a 5 V single supply. Connect VNEG to analog ground. The output common-mode voltage defaults to 2.5 V in this configuration. The nominal range of ±200 mV still applies. A larger range is possible, however, linearity performance degrades.

DUAL-SUPPLY OPERATION

Apply a nominal supply voltage of +2.5 V to the VPOS supply pin, and −2.5 V to the VNEG supply pin. This setup yields a nominal output common-mode voltage of 0 V, and the output dc offset voltage moves above and below ground according to what voltage is applied to the OFSx pins.

When using a dual supply, ensure the following supply constraints:

- $4 V \leq (VPOS VNEG) \leq 5 V$.
- $VNEG \leq COMM \leq VPOS$
- $VPOS \geq 2.5 V$

AVOIDING LATCH-UP

To avoid latch-up when the device is operational or when the device is powering up, do not apply a voltage greater than the following:

- 1.5 V (relative to ground) to the control pins (VGN, OFS1, and OFS2).
- $(V_{VPOS} + V_{VNEG})/2 \pm 1$ V to the control pin VOCM

If the RF input must be dc coupled, the common-mode voltage must be the same as the VOCM pin voltage, which must be limited to (VPOS + VNEG)/2 ± 0.2 V. If while powered down and dc coupled a dc voltage with a magnitude greater than $(VPOS + VNEG)/2 \pm 0.2$ V is applied, this dc voltage must return within the common-mode limit before powering up the ADRF6521.

OUTLINE DIMENSIONS

Figure 126. 20-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm × 3 mm Body and 0.75 Package Height (CP-20-19) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Parts.

©2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D24784-11/20(0)

www.analog.com

Rev. 0 | Page 33 of 33