Document Number: MC34933

Rev. 3.0, 9/2014

1.4 A Dual H-Bridge Driver Compatible with 3.0 V Logic

The 34933 is a two channel H-Bridge driver aimed at the digital camera market. There are a variety of applications containing bipolar step motors and/or brush DC motors, such as Auto Focus control for the digital camera lens. The 34933 uses Freescale's proprietary SMARTMOS process to deliver a low-power device, with a maximum quiescent current of 100 μA for the motor drive supply and 400 μA for the control logic supply.

The 34933 V_M supply operates from 2.0 V to 7.0 V using an internal charge pump, with independent control of each H-Bridge driver via the MCU (IN1A, IN1B, IN2A, IN2B). The 34933 has a low total $R_{DS(on)}$ of 1.0 Ω (max. at 25 °C). Shoot-through current protection is a built-in feature for the 34933 device.

The 34933 has four operation modes: forward, reverse, brake, and tri-state (high-impedance). The 34933 employs a V_{CC} detection circuit to sense when the logic supply switches to an off-state with a maximum current of 1.0 μA to extend battery life. The H-Bridge drivers can be independently pulse width modulated up to 200 kHz for speed/ torque and/or current control. Note that tri-state mode of H-Bridge drivers can occur when either V_{CC} detect is low or the thermal detect is active.

Features

- · Built-in 2-channel H-Bridge driver
- H-Bridge operation voltage 2.0 V to 7.0 V
- Max. load output current 1.0 A at T_A = 25 °C
- Low total R_{DS(ON)} 0.8 Ω (typ), 1.0 Ω (max.) @ T_A = 25 °C peak
- Dual channel parallel driver, $R_{DS(ON)}$ 0.4 Ω (typ.). max. DC current 1.4 A
- · PWM control input frequency up to 200 kHz
- · Built-in shoot-through current prevention circuit
- Built-in charge pump circuit (external cap type)
- V_{CC} low voltage detection for logic power supply voltage
- · Thermal detection for H-Bridge driver

34933

H-BRIDGE DRIVER



EP SUFFIX (Pb-FREE) 98ASA00717D 16-PIN UQFN

| ORDERING INFORMATION | | | |
|--|-----------------|---------|--|
| Device (For Tape and Reel, add an R2 Suffix) Temperature Range (T _A) Package | | | |
| MC34933EP | -20 °C to 85 °C | 16-UQFN | |






Figure 1. 34933 Simplified Application Diagram





INTERNAL BLOCK DIAGRAM



^{*} VM1 and VM2 are connected internally. Both VM1 and VM2 must be tied together on the PCB. PGND1 and PGND2 are connected internally. Both PGND1 and PGND2 must be tied together on the PCB.

Figure 2. 34933 Simplified Internal Block Diagram



PIN CONNECTIONS




Figure 3. 34933 Pin Connections

Table 1. 34933 Pin Definitions

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
|-------------------|-------------|--------------|---------------------------------|--|
| 1 | OUT1A | Output | H-Bridge Output 1A | Output A of H-Bridge channel 1. |
| 2 | PGND1 | Power supply | Power Ground 1 | Power supply grounds for the 34933 device. Refer to the application diagram for recommended layout. |
| 3 | PGND2 | Power supply | Power Ground 2 | Power supply grounds for the 34933 device. Refer to the application diagram for recommended layout. |
| 4 | OUT2A | Output | H-Bridge Output 2A | Output A of H-Bridge channel 2 |
| 5 | OUT2B | Output | H-Bridge Output 2B | Output B of H-Bridge channel 2 |
| 6 | VM2 | Power supply | Motor Drive Power Supply 2 | Power supply pins for the 34933 motor drive circuitry. Refer to the application diagram for recommended layout. |
| 7 | IN2A | Input | Logic Input Control 2A | Logic input control of OUT2A |
| 8 | IN2B | Input | Logic Input Control 2B | Logic input control of OUT2B |
| 9 | IN1B | Input | Logic Input Control 1B | Logic input control of OUT1B |
| 10 | IN1A | Input | Logic Input Control 1A | Logic input control of OUT1A |
| 11 | VCC | Power supply | Control Logic Power Supply | Power supply for the control logic circuitry. |
| 12 | VG | Output | Charge Pump Output Capacitor | Charge pump output pin connected to an external capacitor. The $\rm V_G$ voltage is the sum of the $\rm V_{CC}$ and $\rm V_M$ power supplies. |
| 13 | CL | Input/Output | Charge Pump Capacitor 1 | Low-side charge pump capacitor connection |
| 14 | СН | Input/Output | Charge Pump Capacitor 2 | High-side charge pump capacitor connection |
| 15 | VM1 | Power supply | Motor Drive Power Supply 1 | Power Supply pins for the 34933 motor drive circuitry. Refer to the application diagram for recommended layout. |
| 16 | OUT1B | Output | H-Bridge Output 1B | Output B of H-Bridge channel 1 |
| 17 ⁽¹⁾ | Exposed Pad | Power supply | EP | The exposed pad is connected to ground plane via the exposed pad solder pad. Note the primary purpose of the exposed pad for 34933 is thermal heat dissipation. Therefore, adequate thermal vias should be included in the PCB design. |

Notes

1. Exposed pad is used as a heat sink. Connect it to the power ground through four thermal vias where the area is wide.

34933



ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|---|---------------------------|---------------|------|
| ELECTRICAL RATINGS | 1 | | - |
| Control Logic Power Supply Voltage | VCC | -0.5 to +6.0 | V |
| Motor Drive Power Supply | VM | -0.5 to +7.5 | V |
| VCC Level Pin Voltage - IN1A, IN1B, IN2A, IN2B | Vpin1 | -0.5 to +5.5 | V |
| VM Level Pin Voltage - OUT1A, OUT1B, OUT2A, OUT2B, CL | Vpin2 | -0.5 to +7.5 | V |
| VM+VCC Level Pin Voltage - CH, VG | Vpin3 | -0.5 to +13.5 | V |
| Motor Drive Maximum Load Current, T _A = 85 °C | I _{LOAD_DC_MD} | 0.7 | А |
| Motor Drive Maximum Load Current, T _A = 25 °C | I _{LOAD_DC_MD} | 1.0 | А |
| Motor Drive Maximum Peak Load Current ⁽³⁾ | I _{LOAD_PEAK_MD} | 1.4 | А |
| Power Dissipation ⁽⁴⁾ | P _D | 1.0 | W |
| ESD Voltage ⁽²⁾ | V _{ESD} | | V |
| Human Body Model (HBM) | | ±4000 | |
| Machine Model (MM) | | ±350 | |
| Charge Device Model (CDM) | | ±1000 | |
| THERMAL RATINGS | | | - |
| Operating Temperature Range | T _A | -20 to +85 | °C |
| Operating Junction Temperature | T _J | 150 | °C |
| Storage Temperature Range | T _{STG} | -65 to +150 | °C |
| THERMAL RESISTANCE | , | | • |
| Thermal Resistance, Junction to Case ⁽⁵⁾ | $R_{	heta JC}$ | 23 | °C/W |
| Peak Package Reflow Temperature During Reflow ^{(6), (7)} | T _{PPRT} | Note 7 | °C |

Notes

- 2. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), the Machine Model (MM) (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ω), and the Charge Device Model (CDM), Robotic (C_{ZAP} = 4.0 pF).
- 3. Peak time is for 10 ms pulse width at 200 ms intervals. $T_A = 25$ °C.
- 4. $R_{\theta,JA}$ = 50 °C/W, in case of 2s2p printed circuit board that defined on SEMI JEDEC JESD51-3 and JESD51-6.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 7. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.



STATIC AND DYNAMIC ELECTRICAL CHARACTERISTICS

Table 3. Static and Dynamic Electrical Characteristics

Characteristics noted under conditions, VM = 5.0 V, VCC = 3.0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-------------------------|------|------|------|------|
| POWER SUPPLY | | | I | I | |
| Motor Drive Power Supply Voltage | V _M | 2.0 | 5.0 | 7.0 | V |
| Control Logic Power Supply Voltage | V _{CC} | 2.7 | 3.0 | 5.5 | V |
| Driver Quiescent Supply Current (IN1A, IN1B,IN2A, IN2B = L) | I _{QM} | | | | uA |
| No Signal Input | | - | 72 | 100 | |
| Logic Quiescent Supply Current (IN1A, IN1B, IN2A, IN2B = L) | I _{QVCC} | | | | uA |
| No Signal Input | | - | 114 | 400 | |
| Control Logic Power Supply Operating Current (IN1A, IN2A = L, IN1B, IN2B = 200kHz) | I _{VCC} | - | 350 | 800 | uA |
| Charge Pump Target Voltage | V_{G} | | | | V |
| $VM = 2.0 V, VCC = 2.7 V, I_{LOAD} = 0A$ | | 4.2 | 4.45 | 4.7 | |
| $VM = 5.0 \text{ V}, VCC = 3.0 \text{ V}, I_{LOAD} = 0A$ | | 7.6 | 7.8 | 8.0 | |
| $VM = 7.0 V, VCC = 5.5 V, I_{LOAD} = 0A$ | | 12.0 | 12.3 | 12.5 | |
| Charge Pump Wake-up Time | T _{VGON} | | | | us |
| Charge pump is enabled in $V_{CC} > V_{CCDET}$ | | - | 130 | 400 | |
| Driver Quiescent Supply Current at VCCDET = L | I _{QM_VCD} = L | | | | uA |
| $V_{M} = 5.0 \text{ V}, V_{CC} = 0 \text{ V}$ | | - | - | 1.0 | |
| Charge Pump Switching Frequency | F _{QP} | - | 150 | - | kHz |
| H-BRIDGE DRIVER | | | | | |
| H-Bridge Driver High/Low-side Driver On-Resistance 1 | R _{ON1} | | | | Ω |
| V_{CC} = 2.7 V, I_{SINK} = 100 mA, T_{A} = 25 °C | | - | 0.4 | 0.45 | |
| H-Bridge Driver High/Low-side Driver On-Resistance 2 (8) | R _{ON2} | | | | Ω |
| V_{CC} = 2.7 V, I_{SINK} = 700 mA, T_{A} = 25 °C | | - | 0.43 | 0.51 | |
| H-Bridge Driver High/Low-side Driver On-Resistance 3 (8) | R _{ON3} | | | | Ω |
| V_{CC} = 2.7 V, I_{SINK} = 700 mA, T_{A} = 85 °C | | - | 0.51 | 0.62 | |
| H-Bridge Driver High/Low-side Driver On-Resistance 4 | R _{ON4} | | | | Ω |
| V_{CC} = 3.0 V, I_{SINK} = 100 mA, T_{A} = 25 °C | | - | 0.39 | 0.43 | |
| H-Bridge Driver High/Low-side Driver On-Resistance 5 (8) | R _{ON5} | | | | Ω |
| V_{CC} = 3.0 V, I_{SINK} = 700 mA, T_{A} = 25 °C | | - | 0.41 | 0.48 | |
| H-Bridge Driver High/Low-side Driver On-Resistance 6 (8) | R _{ON6} | | | | Ω |
| V_{CC} = 3.0 V, I_{SINK} = 700 mA, T_{A} = 85 °C | | - | 0.49 | 0.58 | |
| H-Bridge Driver Output Body Diode Forward Voltage | V _F | | | | V |
| I _f = 100 mA | | - | 0.8 | 1.2 | |
| | 1 | | I | l . | 4 |
| Input Pulse Frequency (INA/B) | F _{IN} | | | | kHz |

Notes

8. Guaranteed by design

Table 3. Static and Dynamic Electrical Characteristics

Characteristics noted under conditions, VM = 5.0 V, VCC = 3.0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25 \,^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|-----------------------|----------------------|-----|----------------------|------|
| H-BRIDGE DRIVER (CONTINUED) | l | | | l | I |
| H-Bridge Output Propagation Delay Time for OUTA/B (H to L) | t _{PDHL} | | | | us |
| R_{LOAD} = (1.0 k Ω) between OUTA and OUTB (refer to Figure 4) (IN1A, IN2A = L, IN1B, IN2B = 200 kHz) | | - | 0.1 | 0.5 | |
| H-Bridge Output Propagation Delay Time for OUTA/B (L to H) | t _{PDLH} | | | | us |
| Rload = (1.0 k Ω) between OUTA and OUTB (refer to Figure 4) (IN1A, IN2A = L, IN1B, IN2B = 200 kHz) | | - | 0.1 | 0.5 | |
| H-Bridge Output Pulse Width | t _{PW} | | | | us |
| R_{LOAD} = 20 Ω between OUTA and OUTB, Input Pulse Width = 1.0 $\mu s,$ 50% to 50%, $t_{PW}\!\!:$ 50% to 50% (refer to Figure 5) | | 0.7 | - | - | |
| H-Bridge Output Propagation Delay Time (Hi-Z to H) ⁽⁸⁾ | t _{PDZH} | | | | us |
| R_{LOAD} = 100 k Ω to 1/2*VM, C_{LOAD} = 0 pF, t_{PDZH} 50% to 75% | | - | - | 0.5 | |
| H-Bridge Output Propagation Delay- Time (H to Hi-Z) (8) | t _{PDHZ} | | | | us |
| R_{LOAD} = 100 k Ω to 1/2*VM, C_{LOAD} = 0 pF, t_{PDHZ} 75% to 50% | | - | - | 2.0 | |
| CONTROL LOGIC | ı | | | ı | |
| High Level Input Voltage (IN1A, IN1B, IN2A, IN2B) | V _{IH} | | | | V |
| $V_{CC} = 2.7 \text{ V} \sim 5.5 \text{ V}$ | | V _{CC} x0.7 | - | - | |
| Low Level Input Voltage (IN1A, IN1B, IN2A, IN2B) | V _{IL} | | | | V |
| $V_{CC} = 2.7 \text{ V} \sim 5.5 \text{ V}$ | | - | - | V _{CC} x0.3 | |
| High Level Input Current (IN1A, IN1B, IN2A, IN2B) | I _{IH} | | | | uA |
| V _{TERMAINAL1} = 3.0 V | | 9 | - | 20 | |
| Low Level Input Current (IN1A, IN1B, IN2A, IN2B) | I _{IL} | | | | uA |
| V _{CC} = 2.7 V to 5.5 V | | -1.0 | - | - | |
| Input Pulse Rise Time (IN1A, IN1B, IN2A, IN2B) | t _R | | | | us |
| V _{CC} = 2.7 V to 5.5 V | | - | - | 1.0 | |
| Input Pulse Fall Time (IN1A, IN1B, IN2A, IN2B) | t _F | | | | us |
| V _{CC} = 2.7 V to 5.5 V | | - | - | 1.0 | |
| DETECTOR | | | | | |
| VCC Detection Voltage (refer to Figure 6) | V _{CCDET} | 2.0 | 2.2 | 2.4 | V |
| VCC Detection hysteresis Voltage (refer to Figure 6) | V _{CCDETHYS} | 0.05 | 0.1 | 0.3 | V |
| Thermal Detection Temperature (9) | T _{DET} | 150 | 170 | 190 | °C |
| Thermal Detection Hysteresis Temperature (9) | T _{DETHYS} | 10 | 20 | 30 | °C |

Notes

9. Guaranteed by design



TIMING DIAGRAMS




Figure 4. $t_{\mbox{\scriptsize PDLH}}$ and $t_{\mbox{\scriptsize PDHL}}$ Timing




Figure 5. t_{PW} Timing

Table 4. Truth Table

| | | INPUT | OUT | PUT | |
|--------|------|-------|------|-------|-------|
| Vccdet | Tdet | IN1A | IN1B | OUT1A | OUT1B |
| | | IN2A | IN2B | OUT2A | OUT2B |
| L | Х | Х | Х | Z | Z |
| Н | L | L | L | L | L |
| Н | L | Н | L | Н | L |
| Н | L | L | Н | L | Н |
| Н | L | Н | Н | Z | Z |
| Н | Н | Х | Х | Z | Z |

H - High

L - Low

Z - High-impedance

X - Don't Care

Figure 6 and Figure 7 show the timing charts of input and output signals






Figure 6. Timing Chart of Input and Output Signal (V_{CCDET} case)




Figure 7. Timing Chart of Input and Output Signal (t_{DET} case)



FUNCTIONAL DESCRIPTION

FUNCTIONAL PIN DESCRIPTION

LOGIC SUPPLY (VCC)

The VCC pin carries the logic supply voltage and current into the logic sections of the IC. VCC has an under-voltage threshold. If the supply voltage drops below the under-voltage threshold, the output power stage switches to a tristate condition. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

LOGIC INPUT CONTROL (IN1A, IN1B, IN2A, AND IN2B)

These logic input pins control each H-Bridge output. IN1A logic HIGH = OUT1A HIGH. However, if all inputs are HIGH, the output bridges are both tri-stated (refer to <u>Table 4</u>, Truth Table).

H-BRIDGE OUTPUT (OUT1A, OUT1B, OUT2A, AND OUT2B)

These pins provide connection to the outputs of each of the internal H-Bridges (See <u>Figure 2</u>, 34933 Simplified Internal Block Diagram).

MOTOR DRIVE POWER SUPPLY (VM1 AND VM2)

The VM pins carry the main supply voltage and current into the power sections of the IC. This supply then becomes controlled and/or modulated by the IC as it delivers the power to the loads attached between the output pins. All VM pins must be connected together on the Printed Circuit Board (PCB).

CHARGE PUMP (CL AND CH)

These two pins, the CL and CH, connect to the external bucket capacitors required by the internal charge pump. The typical value for the bucket capacitors is 0.1 μF .

POWER GROUND (PGND)

Power ground pins must be tied together on the PCB and connected to the common ground plane.

LOGIC GROUND (EXPOSED PAD)

The Exposed Pad is connected to the PCB Ground plane through vias by soldering. Note the primary purpose of the Exposed pad for 34933 is thermal heat dissipation. Therefore, adequate thermal vias should be included in the PCB design. The exposed pad should be connected to the common ground plane.

VOLTAGE DETECTION AND THERMAL LIMIT DETECTION

The 34933 has the VCC Low Voltage Detection (Vccdet) and the Thermal Detection (T_{DET}). VCC Low Voltage Detection is designed to shutdown of IC functions when VCC becomes lower than specified voltage. Thermal Detection operates when the IC temperature exceeds specified value

and stop H-Bridge operation. <u>Table 5</u> shows block status of 34933 by each condition. VCC is the control logic power supply for 34933. The system begins to operate when $V_{CC} > V_{CCDET}$ (Typ. 2.2 V).

Table 5. Block Status

| Operation mode | Vccdet | Tdet | Charge Pump | H-Bridge Driver |
|----------------|--------|------|-------------|-----------------|
| 1 | L | х | Disable | Disable |
| 2 | Н | L | Enable | Enable |
| 3 | Н | Н | Enable | Disable |

H - High

L - Low


X - Don't Care



TYPICAL APPLICATION

Figure 8 shows a typical application using the 34933. The internal charge pump of this device is powered from the V_{CC} supply. Therefore, care must be taken to ensure V_{CC} is a high enough value to provide sufficient gate-source voltage for the high-side MOSFETs when $V_M > V_{CC}$ (e.g., $V_M = 5.0 \text{ V}$, $V_{CC} = 3.0 \text{ V}$), in order to ensure full enhancement of the high-side MOSFET channels.

The 34933 can be configured in several applications. The figure below shows the 34933 in a typical Slave Node Application.



*1 - It is recommend to use low resistance copper PCB traces between VM & VCC ground and the PGND1/PGND2 pins.

Figure 8. Typical Application



PCB LAYOUT

When designing a printed circuit board (PCB), connect sufficient capacitance between power supplies (VM & VCC) and ground pins to ensure proper filtering from transients. For all high-current paths, use wide copper traces and the shortest possible distances. Note that capacitors should be placed as close to the 34933 as possible to maximize the filtering capability of each capacitor.

Additionally, care must be taken to avoid CEMF spikes induced when inductive currents accumulate at the VM supply. The typical method of snubbing inductive spikes includes connecting a Zener diode or capacitor at the supply pin (VM).



PACKAGING


PACKAGE DIMENSIONS


Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.freescale.com and perform a keyword search for the drawing's document number.

Table 6.

| Package | Suffix | Package Outline Drawing Number |
|-------------|--------|--------------------------------|
| 16-PIN UQFN | EP | 98ASA00717D |








| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | | PRINT VERSION NOT TO | SCALE |
|--|--------------------|--------------------|----------------------|-------|
| TITLE: | DOCUME | NT NO: 98ASA00717D | REV: 0 | |
| QFN, THERMALLY EN 3 X 3 X 0.58, 0.5 PITCH, | STANDAF | RD: NON-JEDEC | | |
| 3 % 3 % 0.00, 0.0 111011, | | 21 / | APR 2014 | |





DETAIL F VIEW ROTATED 90°CW

| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | | PRINT VERSION NOT TO | SCALE |
|---|--------------------|---------------|----------------------|----------|
| TITLE: | | DOCUMEN | NT NO: 98ASA00717D | REV: 0 |
| QFN, THERMALLY ENI | STANDAF | RD: NON-JEDEC | | |
| 3 X 3 X 0.58, 0.5 PITCH, 16 TERMINAL | | | 21 / | APR 2014 |



NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THIS IS A NON-JEDEC REGISTERED PACKAGE.

4 COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.

5. MIN. METAL GAP SHOULD BE 0.2 MM.

| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OU | TLINE | PRINT VERSION NOT TO | SCALE |
|--|---------------|---------|----------------------|----------|
| TITLE: | | DOCUMEN | NT NO: 98ASA00717D | REV: 0 |
| QFN, THERMALLY ENHANCED, 3 X 3 X 0.58. 0.5 PITCH. 16 TERMINAL | | | RD: NON-JEDEC | |
| | | | 21 / | NPR 2014 |



REVISION HISTORY

| REVISION | DATE | DESCRIPTION OF CHANGES |
|----------|---------|--|
| 2.0 | 7/2010 | Initial Release. |
| | 12/2013 | No technical changes Revised back page Updated document properties |
| 3.0 | 9/2014 | Changed 98A to 98ASA00717D Update format |





How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MC34933

Rev. 3.0 9/2014

