NVBLSOD5N04M8

MOSFET – Power, Single, N-Channel

40 V, 300 A, 0.57 m Ω

Features

- Typical $R_{DS(on)} = 0.46 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 220 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS T_J = 25°C unless otherwise noted

Parameter	Symbol	Ratings	Units
Drain-to-Source Voltage	V _{DSS}	40	٧
Gate-to-Source Voltage	V _{GS}	±20	٧
Drain Current – Continuous ($V_{GS} = 10$) (Note 1) $T_C = 25^{\circ}C$	I _D	300	Α
Pulsed Drain Current T _C = 25°C		See Figure 4	
Single Pulse Avalanche Energy (Note 2)	E _{AS}	1064	mJ
Power Dissipation	P_{D}	429	W
Derate Above 25°C		2.86	W/°C
Operating and Storage Temperature	T _J , T _{STG}	-55 to +175	°C
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.35	°C/W
Maximum Thermal Resistance, Junction-to-Ambient (Note 3)	$R_{ heta JA}$	43	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by bondwire configuration.
- 2. Starting T_J = 25°C, \dot{L} = 0.3 mH, I_{AS} = 84 A, V_{DD} = 40 V during inductor charging and V_{DD} = 0 V during time in avalanche.
- 3. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.




ON Semiconductor®

www.onsemi.com



MO-299A CASE 100CU



ORDERING INFORMATION

Device	Package	Marking
NVBLS0D5N04M8TXG	MO-299A (Pb-Free)	0D5N04M8


NVBLS0D5N04M8

Table 1. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Co	Test Conditions		Тур	Max	Units
OFF CHA	ARACTERISTICS						
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		40	-	_	V
I _{DSS}	Drain-to-Source Leakage Current	V _{DS} = 40 V,	T _J = 25°C	_	-	1	μΑ
		$V_{GS} = 0 V$	T _J = 175°C (Note 4)	_	-	1	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V		_	-	±100	nA
ON CHA	RACTERISTICS						
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}$	I _D = 250 μA	2.0	3.0	4.0	V
R _{DS(on)}	Drain-to-Source On Resistance	I _D = 80 A, V _{GS} = 10 V	T _J = 25°C	-	0.46	0.57	mΩ
DYNAMI	C CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS}	= 0 V, f = 1 MHz	_	15900	_	pF
C _{oss}	Output Capacitance			_	4000	-	pF
C _{rss}	Reverse Transfer Capacitance			_	600	-	pF
R_g	Gate Resistance	f = 1 MHz		_	2.6	-	Ω
Q _{g(ToT)}	Total Gate Charge at 10 V	V _{GS} = 0 to 10 V	V _{DD} = 20 V I _D = 80 A	_	220	296	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 to 2 V		_	29	39	nC
Q_{gs}	Gate-to-Source Gate Charge			-	73	-	nC
Q_{gd}	Gate-to-Drain "Miller" Charge			_	41	-	nC
SWITCH	ING CHARACTERISTICS						
t _{on}	Turn-On Time	V _{DD} = 20 V	/, I _D = 80 A,	_	-	221	ns
t _{d(on)}	Turn-On Delay	V _{GS} = 10 V,	$R_{GEN} = 6 \Omega$	_	54	-	ns
t _r	Rise Time			_	82	-	ns
$t_{d(off)}$	Turn-Off Delay				106	_	ns
t _f	Fall Time				52	_	ns
t _{off}	Turn-Off Time				-	215	ns
DRAIN-S	SOURCE DIODE CHARACTERISTICS						
V_{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V		_	-	1.25	V
		I _{SD} = 40 A	, V _{GS} = 0 V	-	-	1.2	V
t _{rr}	Reverse-Recovery Time	I _F = 80 A, dI _{SD}	$I_F = 80 \text{ A}, dI_{SD}/d_t = 100 \text{ A}/\mu s,$		119	133	ns
Q _{rr}	Reverse-Recovery Charge	V _{DD} = 32 V		_	228	274	nC

^{4.} The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production. Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Typical Characteristics






Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

Typical Characteristics





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

NVBLS0D5N04M8

Typical Characteristics




Figure 11. R_{DSON} vs. Gate Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 16. Gate Charge vs. Gate to Source Voltage


 $Power Trench \ is \ a \ registered \ trademark \ of \ Semiconductor \ Components \ Industries, \ LLC.$

D2 (2x)

PIN 1

ARFA





D4 (2x)

-E2 (2x)

-b (8x)

√L2 (8x)

bbb C A B

ddd**M** C




DETAIL "A"

В

SIDE VIEW

DETAIL "B"

SCALE: 2X



LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 3. CONTROLLING DIMENSION: MILLIMETERS. 4. COPLANARITY APPLIES TO THE EXPOSED WELL AS THE
- 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
- 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
Div	MIN.	NOM.	MAX.
Α	2.20	2.30	2.40
A1	1.70	1.80	1.90
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
b2	0.35	0.45	0.55
С	0.40	0.50	0.60
c1	0.10	_	_
D	10.28	10.38	10.48
D/2	5.09	5.19	5.29
D1	10.98	11.08	11.18
D2	3.20	3.30	3.40
D3	2.60	2.70	2.80
D4	4.45	4.55	4.65
D5	3.20	3.30	3.40
D6	0.55	0.65	0.75
E	9.80	9.90	10.00
E1	7.30	7.40	7.50
E2	0.30	0.40	0.50
E3	9.36	9.46	9.56

ДІМ	MILLIMETERS			
Diw	MIN.	NOM.	MAX.	
E4	8.20	8.30	8.40	
E5	7.40	7.50	7.60	
E6	1.10	1.20	1.30	
е		1.20 BSC	;	
e/2	0.60 BSC			
e1		8.40 BSC		
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1		7.15 BSC		
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	0°	_	12°	
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

TOP VIEW DETAIL "A" SEE DETAIL "B" SCALE: 2X

Α1 SEATING PLANE eee C FRONT VIEW С

е

-b2 (8x) √L (8x) -L3 (6x) D3 (2x) H1 H/2 D/2 D5 (2x) D6 E6 (2x)(3x)

BOTTOM VIEW

GENERIC MARKING DIAGRAM*

> **AYWWZZ** XXXXXXX XXXXXXX

Α = Assembly Location

= Year

WW = Work Week

= Assembly Lot Code ZΖ XXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 11.68x9.80		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales