

TS4984FC

1.2W Stereo Audio Power Amplifier with Active Low Standby Mode

- Operating from V_{CC} = 2.2V to 5.5V
- 1.2W output power per channel @ $V_{CC} = 5V$, THD+N = 1%, $R_1 = 8\Omega$
- 10nA standby current
- 62dB PSRR @ 217Hz with grounded inputs
- High SNR: 106dB(A) typ.
- Near-zero pop & click
- Available in a 15-bump flip-chip (lead-free)


Description

The TS4984 has been designed for top-class stereo audio applications. Thanks to its compact and power dissipation efficient flip-chip package, it suits various applications.

With a output BTL configuration, this audio power amplifier is capable of delivering 1.2W per channel of continuous RMS output power into an 8Ω load @ 5V.

An externally-controlled standby mode reduces the supply current to less than 10nA per channel. The device also features an internal thermal shutdown protection.

The gain of each channel can be configured by external gain setting resistors.



Applications

- Cellular mobile phones
- Notebook & PDA computers
- LCD monitors & TVs
- Portable audio devices

Order Codes

Part Number	Temperature Range	Package	Packing	Marking
TS4984EIJT		Lead free flip-chip		
TS4984EIKJT	-40, +85°C	Lead free flip-chip + back coating	Tape & Reel	A84

1 Typical Application Schematic

Figure 1 show a typical application schematic for the TS4984FC.

Figure 1. Application information




Table 1. External component descriptions

Components	Functional Description	
R _{in L,R}	Inverting input resistors which sets the closed loop gain in conjunction with R_{feed} . These resistors also form a high pass filter with $C_{in} = 1/2 \times Pi \times R_{in} \times C_{in}$))	
C _{in L,R}	Input coupling capacitors which blocks the DC voltage at the amplifier input terminal	
R _{feed L,R}	Feedback resistors which sets the closed loop gain in conjunction with R _{in}	
C _s	Supply Bypass capacitor which provides power supply filtering	
C _b	Bypass pin capacitor which provides half supply filtering	
A _{V L, R}	Closed loop gain in BTL configuration = $2 \times (R_{feed} / R_{in})$ on each channel	

2 Absolute Maximum Ratings

Table 2. Key parameters and their absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	6	V
Vi	Input Voltage (2)	GND to V _{CC}	V
T _{oper}	Operating Free Air Temperature Range	-40 to + 85	°C
T _{stg}	Storage Temperature	-65 to +150	°C
T _j	Maximum Junction Temperature	150	°C
R _{thja}	Thermal Resistance Junction to Ambient for Flip-chip15	180	°C/W
P _{diss}	Power Dissipation	Internally Limited	
ESD	Human Body Model (3)	2	kV
ESD	Machine Model	200	V
	Latch-up Immunity	200mA	

- 1. All voltages values are measured with respect to the ground pin
- 2. The magnitude of input signal must never exceed V_{CC} + 0.3V / G_{ND} 0.3V
- 3. All voltage values are measured from each pin with respect to supplies

Table 3. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2.2 to 5.5	V
V _{ICM}	Common Mode Input Voltage Range	1.2V to V _{CC}	V
V _{STBY}	Standby Voltage Input: Device ON Device OFF	$1.35 \le V_{STBY} \le V_{CC}$ $GND \le V_{STBY} \le 0.4$	V
R_L	Load Resistor	≥ 4	Ω
R _{OUTGND}	Resistor Output to GND (V _{STBY} = GND)	≥ 1	ΜΩ
T _{SD}	Thermal Shutdown Temperature	150	°C
R _{thja}	Thermal Resistance Junction to Ambient Flip-chip15 ⁽¹⁾	110	°C/W

1. When mounted on a 4-layer PCB

3 Electrical Characteristics

Table 4. $V_{CC} = +5V$, GND = 0V, $T_{amb} = 25$ °C (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{CC}	Supply Current	No input signal, no load		7.4	12	mA
I _{STBY}	Standby Current (1)	No input signal, $V_{STBY} = GND$, $R_L = 8\Omega$		10	1000	nA
V _{OO}	Output Offset Voltage	No input signal, $R_L = 8\Omega$		1	10	mV
P _{out}	Output Power	THD = 1% Max, $F = 1kHz$, $R_L = 8\Omega$	0.9	1.2		W
THD + N	Total Harmonic Distortion + Noise	$P_{out} = 1Wrms, A_V = 2$ $20Hz \le F \le 20kHz, R_L = 8\Omega$		0.2	115	%
PSRR	Power Supply Rejection	$R_L = 8\Omega, A_V = 2, V_{ripple} = 200 \text{mVpp},$ Input Grounded, $F = 217 \text{Hz}$	55	62		- dB
Ratio ⁽²⁾	Ratio ⁽²⁾	$R_L = 8\Omega$, $A_V = 2$, $V_{ripple} = 200 \text{mVpp}$, Input Grounded, $F = 1 \text{kHz}$	55	64		QD.
Crosstalk	Our and the Observed Occurrenties	$R_L = 8\Omega$, $F = 1$ kHz		107		dB
Ciossiaik	Channel Separation,	$R_L = 8\Omega$, $F = 20Hz$ to $20kHz$		82		uБ
t _{wu}	Wake-Up Time	$C_b = 1\mu F$		90	130	ms
t _{stby}	Standby Time	$C_b = 1\mu F$		10		μs
V _{STBYH}	Standby Voltage Level High	*(5)			1.3	V
V _{STBYL}	Standby Voltage Level Low				0.4	٧
Φ_{M}	Phase Margin at Unity Gain	$R_L = 8\Omega$, $C_L = 500pF$		65		Degrees
GM	Gain Margin	$R_L = 8\Omega, C_L = 500pF$		15		dB
GBP	Gain Bandwidth Product	$R_L = 8\Omega$		1.5		MHz

^{1.} Standby mode is activated when $\rm V_{\mbox{\scriptsize STBY}}$ is tied to Gnd.

^{2.} All PSRR data limits are guaranteed by production sampling tests. Dynamic measurements - $20*log(rms(V_{out})/rms(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

Table 5. V_{CC} = +3.3V, GND = 0V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter		Min.	Тур.	Max.	Unit
I _{CC}	Supply Current	No input signal, no load		6.6	12	mA
I _{STBY}	Standby Current (1)	No input signal, $V_{STBY} = GND$, $R_L = 8\Omega$		10	1000	nA
V _{OO}	Output Offset Voltage	No input signal, $R_L = 8\Omega$		1	10	mV
P _{out}	Output Power	THD = 1% Max, $F = 1kHz$, $R_L = 8\Omega$	375	500		mW
THD + N	Total Harmonic Distortion + Noise	$P_{out} = 400 \text{mWrms}, A_V = 2$ $20 \text{Hz} \le F \le 20 \text{kHz}, R_L = 8\Omega$		0.1		%
PSRR	Power Supply Rejection	$R_L = 8\Omega, A_V = 2, V_{ripple} = 200 \text{mVpp},$ Input Grounded, $F = 217 \text{Hz}$	55	61		dB
R	Ratio ⁽²⁾	$R_L = 8\Omega, A_V = 2, V_{ripple} = 200 mVpp,$ Input Grounded, F = 1kHz		63	Cir	UD
Crosstalk	Out a stall Oh a m a l O a m a matica	$R_L = 8\Omega$, $F = 1$ kHz	- 50	107		dB
Ciossiaik	Channel Separation,	$R_L = 8\Omega$, $F = 20$ Hz to 20 kHz		82		UD
t _{wu}	Wake-Up Time	$C_b = 1\mu F$		110	140	ms
t _{stby}	Standby Time	$C_b = 1\mu F$		10		μs
V _{STBYH}	Standby Voltage Level High	0050			1.2	V
V _{STBYL}	Standby Voltage Level Low				0.4	V
Φ_{M}	Phase Margin at Unity Gain	$R_L = 8\Omega$, $C_L = 500pF$		65		Degrees
GM	Gain Margin	$R_L = 8\Omega$, $C_L = 500pF$		15		dB
GBP	Gain Bandwidth Product	$R_L = 8\Omega$		1.5		MHz

^{1.} Standby mode is activated when $V_{\mbox{\scriptsize STBY}}$ is tied to Gnd.

^{2.} All PSRR data limits are guaranteed by production sampling tests. Dynamic measurements - $20*log(rms(Vout)/rms(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

Table 6. $V_{CC} = +2.6V$, GND = 0V, $T_{amb} = 25$ °C (unless otherwise specified)

Symbol	Parameter		Min.	Тур.	Max.	Unit
I _{CC}	Supply Current	No input signal, no load		6.2	12	mA
I _{STBY}	Standby Current (1)	No input signal, $V_{STBY} = GND$, $R_L = 8\Omega$		10	1000	nA
V _{OO}	Output Offset Voltage	No input signal, $R_L = 8\Omega$		1	10	mV
P _{out}	Output Power	THD = 1% Max, F = 1kHz, $R_L = 8\Omega$	220	300		mW
THD + N	Total Harmonic Distortion + Noise	$P_{out} = 200 \text{mWrms}, A_V = 2$ $20 \text{Hz} \le F \le 20 \text{kHz}, R_L = 8\Omega$		0.1		%
PSRR	Power Supply Rejection	$R_L = 8\Omega, A_V = 2, V_{ripple} = 200 \text{mVpp},$ Input Grounded, $F = 217 \text{Hz}$	55	60		dB
Ra	Ratio ⁽²⁾	$R_L = 8\Omega, A_V = 2, V_{ripple} = 200 \text{mVpp},$ Input Grounded, $F = 1 \text{kHz}$	55	62	Cir	db
Crosstalk	Crosstalk Channel Separation,	$R_L = 8\Omega$, $F = 1$ kHz	- *(107		dB
Ciossiaik		$R_L = 8\Omega$, $F = 20$ Hz to 20 kHz	61	82		uБ
t _{wu}	Wake-Up Time	$C_b = 1\mu F$		125	150	ms
t _{stby}	Standby Time	$C_b = 1\mu F$		10		μs
V _{STBYH}	Standby Voltage Level High	0/050			1.2	V
V _{STBYL}	Standby Voltage Level Low				0.4	V
Φ_{M}	Phase Margin at Unity Gain	$R_L = 8\Omega$, $C_L = 500pF$		65		Degrees
GM	Gain Margin	$R_L = 8\Omega$, $C_L = 500pF$		15		dB
GBP	Gain Bandwidth Product	$R_L = 8\Omega$		1.5		MHz

^{1.} Standby mode is activated when $V_{\mbox{\scriptsize STBY}}$ is tied to Gnd.


^{2.} All PSRR data limits are guaranteed by production sampling tests. Dynamic measurements - $20*log(rms(Vout)/rms(V_{ripple}))$. V_{ripple} is the sinusoidal signal superimposed upon V_{CC} .

Table 7. Index of graphics

Description	Figure	Page
Open Loop Frequency Response	Figure 2 to 7	page 8
Power Supply Rejection Ratio (PSRR) vs. Frequency	Figure 8 to 13	page 9
Power Supply Rejection Ratio (PSRR) vs. DC Output Voltage	Figure 14 to 22	page 10 to page 11
Power Supply Rejection Ratio (PSRR) at F=217Hz vs. Bypass Capacitor	Figure 23	page 11
Output Power vs. Power Supply Voltage	Figure 24 to 27	page 11 to page 12
Output Power vs. Load Resistor	Figure 28 to 30	page 12
Power Dissipation vs. Output Power	Figure 31 to 33	page 12 to page 13
Clipping Voltage vs. Power Supply Voltage and Load Resistor	Figure 34, Figure 35	page 13
Current Consumption vs. Power Supply Voltage	Figure 36	page 13
Current Consumption vs. Standby Voltage	Figure 37 to 39	page 13 to page 14
Power Derating Curves	Figure 40	page 14
THD+N vs. Output Power	Figure 41 to 49	page 14 to page 15
THD+N vs. Frequency	Figure 50 to 52	page 16
Crosstalk vs. Frequency	Figure 53 to 55	page 16
SIgnal to Noise Ratio vs. Power Supply with Unweighted Filter (20Hz to 20kHz)	Figure 56, Figure 57	page 17
SIgnal to Noise Ratio vs. Power Supply with A-weighted Filter	Figure 58, Figure 59	page 17
Output Noise Voltage, Device ON	Figure 60	page 17
Output Noise Voltage, Device in Standby	Figure 61	page 17

Figure 2. Open loop frequency response

Figure 3. Open loop frequency response







Figure 4. Open loop frequency response

Figure 5. Open loop frequency response







Figure 6. Open loop frequency response

Figure 7. Open loop frequency response






Figure 8. Power supply rejection ratio (PSRR) Figure 9. Power supply rejection ratio (PSRR) vs. frequency




Figure 10. Power supply rejection ratio (PSRR) Figure 11. Power supply rejection ratio (PSRR) vs. frequency vs. frequency




Figure 12. Power supply rejection ratio (PSRR) Figure 13. Power supply rejection ratio (PSRR) vs. frequency




Figure 14. Power supply rejection ratio (PSRR) Figure 15. Power supply rejection ratio (PSRR) vs. DC output voltage vs. DC output voltage




Figure 16. Power supply rejection ratio (PSRR) Figure 17. Power supply rejection ratio (PSRR) vs. DC output voltage




Figure 18. Power supply rejection ratio (PSRR) Figure 19. Power supply rejection ratio (PSRR) vs. DC output voltage vs. DC output voltage




Figure 20. Power supply rejection ratio (PSRR) Figure 21. Power supply rejection ratio (PSRR) vs. DC output voltage




Figure 22. Power supply rejection ratio (PSRR) Figure 23. Power supply rejection ratio (PSRR) vs. DC output voltage at F = 217Hz vs. bypass capacitor




Figure 24. Output power vs. power supply voltage

Figure 25. Output power vs. power supply voltage




Figure 26. Output power vs. power supply voltage




Figure 27. Output power vs. power supply voltage




Figure 28. Output power vs. load resistor




Figure 29. Output power vs. load resistor





Figure 30. Output power vs. load resistor










Figure 32. Power dissipation vs. output power per channel Figure 33. Power dissipation vs. output power per channel



1.4 Vcc=5V F=1kHz THD+N<1% 1.0 RL=4Ω 0.8 RL=8Ω 0.0 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 Output Power (W)

Figure 34. Clipping voltage vs. power supply voltage and load resistor

Figure 35. Clipping voltage vs. power supply voltage and load resistor







Figure 36. Current consumption vs. power supply voltage

Figure 37. Current consumption vs. standby voltage at V_{CC} = 5V







Figure 38. Current consumption vs. standby voltage at $V_{CC} = 3.3V$

Figure 39. Current consumption vs. standby voltage at $V_{CC} = 2.6V$







Figure 40. Power derating curves

Figure 41. THD + N vs. output power







Figure 42. THD + N vs. output power

Figure 43. THD + N vs. output power







Figure 44. THD + N vs. output power

Figure 45. THD + N vs. output power







Figure 46. THD + N vs. output power

Figure 47. THD + N vs. output power








Figure 48. THD + N vs. output power

Figure 49. THD + N vs. output power






5//

Figure 50. THD + N vs. frequency

Figure 51. THD + N vs. frequency







Figure 52. THD + N vs. frequency

Figure 53. Crosstalk vs. frequency







Figure 54. Crosstalk vs. frequency

Figure 55. Crosstalk vs. frequency







Figure 56. Signal to noise ratio vs. power supply with unweighted filter (20Hz to 20kHz)


Figure 57. Signal to noise ratio vs. power supply with unweighted filter (20Hz to 20kHz)



100 RL=16Ω Signal to Noise Ratio (dB) 92 RL=8Ω 88 Av = 10 84 RL=4Ω $Cb = 1\mu F$ THD+N < 0.7% Tamb = 25°C 80 3.0 4.5 5.0 2.5 3.5 4.0 Power Supply Voltage (V)

Figure 58. Signal to noise ratio vs. power supply with A weighted filter

Figure 59. Signal to noise ratio vs. power supply with A weighted filter








Figure 60. Output noise voltage, device ON

Figure 61. Output noise voltage, device in standby





4 Application Information

The TS4984 integrates two monolithic power amplifiers with a BTL (Bridge Tied Load) output type (explained in more detail in *Section 4.1*). For this discussion, only the left-channel amplifier will be referred to.

Referring to the schematic in Figure 62, we assign the following variables and values:

 $V_{in} = Vin1-$

 $V_{out1} = VOUT1 +$


 $V_{out2} = VOUT1-$

 $R_{in} = Rin1$

 $R_{feed} = Rfeed1$

 $C_{feed} = Cfeed1$

Figure 62. Typical application schematic - left channel



4.1 BTL configuration principle

BTL (Bridge Tied Load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

Single-ended output $1 = V_{out1} = V_{out}$ (V),

Single-ended output $2 = V_{out2} = -V_{out}$ (V), $V_{out1} - V_{out2} = 2V_{out}$ (V)

The output power is:

$$P_{out} = \frac{(2V_{outRMS})^2}{R_I}$$

For the same power supply voltage, the output power in a BTL configuration is four times higher than the output power in a single-ended configuration.

Gain in typical application schematic 4.2

The typical application schematic (Figure 62) is shown on page 18.

In the flat region (no C_{in} effect), the output voltage of the first stage is:

$$V_{out1} = (-V_{in}) \frac{R_{feed}}{R_{in}} \qquad (V)$$

For the second stage:

$$V_{out2} = -V_{out1}$$
 (V)

The differential output voltage is:

effect), the output voltage of the first stage is:
$$V_{out1} = (-V_{in}) \frac{R_{feed}}{R_{in}} \qquad (V)$$

$$V_{out2} = -V_{out1} \qquad (V)$$
 oltage is:
$$V_{out2} - V_{out1} = 2V_{in} \frac{R_{feed}}{R_{in}} \qquad (V)$$
 erred to as G_{v} for greater convenience, is:
$$V_{out3} = V_{out1} = R_{feed}$$

The differential gain, referred to as G_v for greater convenience, is:

$$G_{v} = \frac{V_{out2} - V_{out1}}{V_{in}} = 2 \frac{R_{feed}}{R_{in}}$$

 V_{out2} is in phase with V_{in} and V_{out1} is phased 180° with V_{in} . This means that the positive terminal of the loudspeaker should be connected to V_{out2} and the negative to V_{out1} .

Low and high frequency response 4.3

In the low frequency region, Cin starts to have an effect. Cin forms with Rin a high-pass filter with a -3dB cut-off frequency:


$$F_{CL} = \frac{1}{2\pi R_{in} C_{in}} \quad (Hz)$$

In the high frequency region, you can limit the bandwidth by adding a capacitor (C_{feed}) in parallel with R_{feed} . It forms a low-pass filter with a -3dB cut-off frequency. F_{CH} is in Hz.

$$F_{CH} = \frac{1}{2\pi R_{feed} C_{feed}}$$
 (Hz)

The following graph (Figure 63) shows an example of $C_{\mbox{\tiny feed}}$ influence.

Figure 63. Frequency response gain versus Cin & Cfeed



Power dissipation and efficiency 4.4

Hypotheses:

- Voltage and current in the load are sinusoidal (Vout and Iout).
- Supply voltage is a pure DC source (V_{CC}).

Regarding the load we have:

$$V_{out} = V_{PEAK} \sin \omega t$$
 (V)

and

Ing the load we have:
$$V_{out} = V_{PEAK} \sin \omega t \qquad (a)$$

$$I_{out} = \frac{V_{out}}{R_L} \qquad (A)$$

lete

$$P_{out} = \frac{V_{PEAK}^2}{2R_L}$$
 (W)

Therefore, the average current delivered by the supply voltage is:

$$I_{CC_{AVG}} = 2 \frac{V_{PEAK}}{\pi R_{I}}$$
 (A)

The power delivered by the supply voltage is:

$$P_{\text{supply}} = V_{\text{CC}} \cdot I_{\text{CC}_{\text{AVG}}}$$
 (W)

Then, the power dissipated by each amplifier is:

$$P_{diss} = P_{supply} - P_{out}$$
 (W)

$$P_{diss} = \frac{2\sqrt{2}V_{CC}}{\pi\sqrt{R_L}} \cdot \sqrt{P_{out}} - P_{out} \qquad (W)$$

and the maximum value is obtained when:

$$\frac{\partial P_{diss}}{\partial P_{out}} = 0$$

and its value is:

$$P_{dissmax} = \frac{2V_{cc}^2}{\pi^2 R_L} \qquad (W)$$

Note: This maximum value is only depending on power supply voltage and load values.

The **efficiency**, η , is the ratio between the output power and the power supply:

$$\eta = \frac{P_{out}}{P_{supply}} = \frac{\pi V_{PEAK}}{4V_{CC}}$$

The maximum theoretical value is reached when $V_{PEAK} = V_{CC}$, so that:

$$\frac{\pi}{4} = 78.5\%$$

The TS4984 has two independent power amplifiers, and each amplifier produces heat due to its power dissipation. Therefore, the maximum die temperature is the sum of the each amplifier's maximum power dissipation. It is calculated as follows:

P_{diss1} = Power dissipation due to the 1st channel power amplifier.

P_{diss2} = Power dissipation due to the 2nd channel power amplifier.

In most cases, $P_{diss1} = P_{diss2}$, giving:

Total
$$P_{diss} = P_{diss1} = P_{diss2}$$
 (W)

or, stated differently

Total
$$P_{diss} = \frac{4\sqrt{2}V_{CC}}{\pi\sqrt{R_L}}\sqrt{P_{out}} - 2P_{out}$$
 (W)

4.5 Decoupling the circuit

Two capacitors are needed to correctly bypass the TS4984. A power supply bypass capacitor C_S and a bias voltage bypass capacitor C_b .

 C_S has particular influence on the THD+N in the high frequency region (above 7kHz) and an indirect influence on power supply disturbances. With a value for C_S of 1 μ F, you can expect similar THD+N performances to those shown in the datasheet. For example:

- In the high frequency region, if C_S is lower than $1\mu F$, it increases THD+N and disturbances on the power supply rail are less filtered.
- On the other hand, if C_S is higher than $1\mu F$, those disturbances on the power supply rail are more filtered.

C_b has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region), in the following manner:

If C_b is lower than 1μF, THD+N increases at lower frequencies and PSRR worsens.

• If C_b is higher than 1μF, the benefit on THD+N at lower frequencies is small, but the benefit to PSRR is substantial.

Note: The TS4984FC has two BYPASS pins. C_b can be connected equally to pin C5 or to pin C1. These pins are internally connected. Connecting pin C5 and pin C1 together by an external wire is optional.

 C_{in} has a non-negligible effect on PSRR at lower frequencies. The lower the value of C_{in} , the higher the PSRR.

4.6 Wake-up time, t_{wu}


When the standby is released to put the device ON, the bypass capacitor C_b will not be charged immediately. As C_b is directly linked to the bias of the amplifier, the bias will not work properly until the C_b voltage is correct. The time required to reach this voltage is called the wake-up time or t_{wu} and specified in the tables in *Chapter 3: Electrical Characteristics* with $C_b = 1 \mu F$.


If C_b has a value other than $1\mu F$, please refer to the graph in Figure 64 to establish the wake-up time value.

Due to process tolerances, the maximum value of wake-up time could be establish by the graph in *Figure 65*.

Figure 64. Typical wake-up time vs. C_b

Figure 65. Maximum wake-up time vs. C_b





Note: Bypass capacitor C_b as also a tolerance of typically +/-20%. To calculate the wake-up time with this tolerance, refer to the previous graph (considering for example for $C_b = 1\mu F$ in the range of $0.8\mu F \le 1\mu F \le 1.2\mu F$).

4.7 Shutdown time

When the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in shutdown mode is a few microseconds.

Note: In shutdown mode, Bypass pin and Vin- pin are short-circuited to ground by internal switches. This allows for the quick discharge of the C_b and C_{in} capacitors.

4.8 Pop performance

Pop performance is intimately linked with the size of the input capacitor Cin and the bias voltage bypass capacitor C_b.


The size of C_{in} is dependent on the lower cut-off frequency and PSRR values requested. The size of C_b is dependent on THD+N and PSRR values requested at lower frequencies.

Moreover, C_b determines the speed with which the amplifier turns ON. In order to reach near zero pop and click, the equivalent input constant time,

$$\tau_{in}$$
 = (R_{in} + 2k Ω) x C_{in} (s) with R_{in} \geq 5k Ω

must not reach the τ_{in} maximum value as indicated in the graph below in *Figure 66*.

Figure 66. τ_{in} max. versus bypass capacitor



By following the previous rules, the TS4984 can reach near zero pop and click even with high gains such as 20dB.

Example calculation:

With $R_{in} = 22k\Omega$ and a 20Hz, -3dB lower cut-off frequency, $C_{in} = 361nF$.

So, C_{in} =390nF with standard value which gives a lower cut-off frequency equal to 18.5Hz.

In this case, $(R_{in} + 2k\Omega) \times C_{in} = 9.36$ ms.

When referring to the previous graph, if $C_b = 1 \mu F$ and $V_{CC} = 5 V$, we read 20 ms max.

This value is twice as high as our current value, thus we can state that pop and click will be reduced to its lowest value. Minimizing both C_{in} and the gain benefits both the pop phenomena, and the cost and size of the application.

4.9 Application example: differential-input BTL power stereo amplifier

The schematic in *Figure 67* shows how to design the TS4984 to work in differential-input mode. For this discussion, only the left-channel amplifier will be referred to.

Let:

$$R_{1R} = R_{2L} = R_1, R_{2R} = R_{2L} = R_2$$


 $C_{inR} = C_{inL} = C_{in}$

The gain of the amplifier is:

$$G_{Vdif} = 2\frac{R2}{R1}$$

In order to reach the optimal performance of the differential function, R_1 and R_2 should be matched at 1% maximum.

Figure 67. Differential input amplifier configuration



The value of the input capacitor C_{in} can be calculated with the following formula, using the -3dB lower frequency required (where F_L is the lower frequency required):

$$C_{in} \approx \frac{1}{2\pi R_1 F_1}$$
 (F)

Note: This formula is true only if:

$$F_{CB} = \frac{1}{2\pi(R_1 + R_2)C_b}$$
 (Hz)

is 5 times lower than F_I.

The following bill of materials is provided as an example of a differential amplifier with a gain of 2 and a -3dB lower cut-off frequency of about 80Hz.

Table 8. Example of a bill of materials

Designator	Part Type	
$R_{1L} = R_{1R}$	20kΩ / 1%	
$R_{2L} = R_{2R}$	20kΩ / 1%	.15
C _{inR} = C _{inL}	100nF	· · · · · · · · · · · ·
$C_b = C_s$	1μF	OGIO
U1	TS4984	210
Demoboard	dete	
A demoboard for the TS4984 in	n flin-chin nackage is available	

4.10 **Demoboard**

A demoboard for the TS4984 in flip-chip package is available.

For more information about this demoboard, please refer to Application Note AN2153, which can be found on www.st.com.

Figure 68 shows the component locations, and Figure 69 and Figure 70 show top layer and bottom layers of the demoboard, respectively. Figure 71 shows a schematic of the demoboard

Figure 68. Component locations




Figure 69. Top layer





Figure 70. Bottom layer




| No. | No.

Figure 71. Demoboard schematic

5 Package Mechanical Data




Figure 72. Pinout (top view)



Note: Balls are underneath

ite Producile

Figure 73. Marking (top view)



Marking shows:

- ST Logo
- Product & assembly code: XXX
 - A84 from Tours
 - 848 from Singapore
 - 84K from Shenzhen
- 3-digit datecode: YWW
- "E" lead-free symbol
- The dot marks position of pin A1





Figure 74. Package mechanical data for 15-bump flip-chip





Revision History TS4984FC

Revision History 6

Date	Revision	Changes
20 May 2005	1	Initial release.
Nov. 2005	2	Typical application schematic corrected see Figure 1: Application information on page 2. Change to layout of tables in Chapter 3: Electrical Characteristics on page 4. Minor grammatical and formatting changes throughout.
such information nor for ar	e accurate and r ny infringement (reliable. However, STMicroelectronics assumes no responsibility for the consequences of patents or other rights of third parties which may result from its use. No license is or patent rights of STMicroelectronics. Specifications mentioned in this publication are

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

> > © 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com