
R1213K

NO.EA-278-180731

- Latch-type Protection Circuit Protection Delay Time: Typ. 32 ms
- FLAG Output Function Activated at "H"
- UVLO Detector Threshold Typ. 2.0 V
- Oscillator Frequency Typ. 1.0 MHz
- Maximum Duty Cycle Min. 85%, Typ. 90%
- Soft-start Time Set by the SS Pin
- Phase Compensation Set by the AMPOUT Pin
- Package DFN(PL)2730-12

APPLICATION

- Flash LEDs
- Data Cards
- DSCs
- LCD Source Bias Supplies

SELECTION GUIDE

The R1213K offers users to select the output voltage type matched to their set output voltage. Selecting the matched output voltage type can ensure high-speed transient response and stability.

Selection Guide


| Product Name | Package | Quantity per Reel | Pb Free | Halogen Free |
|---------------|----------------|-------------------|---------|--------------|
| R1213K001*-TR | DFN(PL)2730-12 | 5,000 pcs | Yes | Yes |

*: Specify the output voltage type.

A: Low Output Voltage Type (V_{OUT} : 3.0 V to 6.0 V)

B: High Output Voltage Type (V_{OUT} : 6.0 V to 15 V)

BLOCK DIAGRAMS




R1213K Block Diagram

R1213K

NO.EA-278-180731

PIN DESCRIPTION



DFN(PL)2730-12 Pin Configuration

DFN(PL)2730-12 Pin Description

| Pin No | Symbol | Pin Description |
|--------|----------|-------------------------------------|
| 1 | AMPOUT | Amplifier Output Pin |
| 2 | V_{FB} | Feedback Voltage Pin |
| 3 | CE | Chip Enable Pin, Active-high |
| 4 | GND | Ground Pin ⁽¹⁾ |
| 5 | GND | Ground Pin ⁽¹⁾ |
| 6 | GND | Ground Pin ⁽¹⁾ |
| 7 | TEST | TEST Pin ⁽²⁾ |
| 8 | L_X | Switching Pin ⁽¹⁾ |
| 9 | L_X | Switching Pin ⁽¹⁾ |
| 10 | V_{IN} | Input Voltage Pin |
| 11 | FLAG | Shutdown Control Pin ⁽³⁾ |
| 12 | SS | Soft-start Pin |

* The tab on the bottom of the package enhances thermal performance and is electrically connected to GND (substrate level). It is recommended that the tab be connected to the ground plane on the board, or otherwise be left floating.

⁽¹⁾ The No.4, No.5 and No.6 pins must be connected together. The No.8 and No.9 pins must be connected together.

⁽²⁾ The TEST pin must be connected to GND or left floating.

⁽³⁾ The FLAG pin should be left floating when it is not used.

ABSOLUTE MAXIMAM RATINGS

Absolute Maximum Ratings

(GND = 0 V)

| Symbol | Item | Rating | Unit |
|---------------------|--|-------------------------------|------|
| V _{IN} | V _{IN} Pin Voltage | -0.3 to 6.5 | V |
| V _{AMPOUT} | AMPOUT Pin Voltage | -0.3 to V _{IN} + 0.3 | V |
| V _{CE} | CE Pin Voltage | -0.3 to 6.5 | V |
| V _{FB} | V _{FB} Pin Voltage | -0.3 to 6.5 | V |
| V _{SS} | SS Pin Voltage | -0.3 to V _{IN} + 0.3 | V |
| V _{FLG} | FLAG Pin Voltage | -0.3 to V _{IN} + 0.3 | V |
| V _{TST} | TEST Pin Voltage | -0.3 to V _{IN} + 0.3 | V |
| V _{LX} | L _x Pin Voltage | -0.3 to 18.0 | V |
| P _D | Power Dissipation ⁽¹⁾ (DFN(PL)2730-12, JEDEC STD. 51-7 Test Land Pattern) | 3100 | mW |
| T _J | Junction Temperature Range | -40 to 125 | °C |
| T _{stg} | Storage Temperature Range | -55 to 125 | °C |

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause the permanent damages and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings are not assured.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Item | Rating | Unit |
|-----------------|-----------------------------|------------|------|
| V _{IN} | Input Voltage | 2.3 to 5.5 | V |
| T _a | Operating Temperature Range | -40 to 85 | °C |

RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if when they are used over such ratings by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

⁽¹⁾ Refer to *POWER DISSIPATION* for detailed information.

R1213K

NO.EA-278-180731

ELECTRICAL CHARACTERISTICS


Electrical Characteristics

(Ta = 25°C)

| Symbol | Item | Conditions | Min. | Typ. | Max. | Unit |
|--------------------------|--|--|-------|-----------------------------|-------|------------|
| Istandby | Standby Current | V _{IN} = 5.5 V, V _{CE} = 0 V | | 0.1 | 1.5 | μA |
| I _{DD1} | Supply Current 1 (non-switching) | V _{IN} = 5.5 V, V _{FB} = 0.9 V | | 550 | 800 | μA |
| I _{DD2} | Supply Current 2 | V _{IN} = 5.5 V, V _{FB} = 0 V | | 3.0 | 4.5 | mA |
| V _{UVLO1} | UVLO Detector Threshold | V _{FB} = 0 V | 1.9 | 2.0 | 2.1 | V |
| V _{UVLO2} | UVLO Released Voltage | V _{FB} = 0 V | | V _{UVLO1} +0.12 | 2.25 | V |
| V _{OUT} | Output Voltage Range | R1213K001A | 3.0 | | 6.0 | V |
| | | R1213K001B | 6.0 | | 15 | |
| V _{FB} | Feedback Voltage Accuracy | V _{IN} = 3.6 V | 0.792 | 0.8 | 0.808 | V |
| ΔV _{FB} /ΔTa | Feedback Voltage Temperature Coefficient | -40°C ≤ Ta ≤ 85°C | | ±50 | | ppm /°C |
| I _{LXLEAK} | Lx Leakage Current | V _{LX} = 16 V, V _{CE} = 0 V | | 0.01 | 2.0 | μA |
| I _{FBH} | V _{FB} "H" Input Current | V _{IN} = 5.5 V, V _{FB} = 5.5 V | | | 0.15 | μA |
| I _{FBL} | V _{FB} "L" Input Current | V _{IN} = 5.5 V, V _{FB} = 0 V | -0.15 | | | μA |
| I _{CEL} | V _{CEL} Input Current | V _{IN} = 5.5 V, V _{CE} = 0 V | -0.2 | | 0.2 | μA |
| R _{CE} | CE Pull-down Resistance | | | 1000 | | kΩ |
| I _{SS} | Soft-start Current | V _{IN} = 3.6 V | | 10 | | μA |
| V _{CEH} | CE Input Voltage "H" | V _{IN} = 5.5 V | 1.5 | | | V |
| V _{CEL} | CE Input Voltage "L" | V _{IN} = 2.3 V | | | 0.3 | V |
| fosc | Oscillator Frequency | V _{IN} = 3.6 V, V _{FB} = 0 V | 0.85 | 1.00 | 1.15 | MHz |
| Maxduty | Maximum Duty Cycle | V _{IN} = 3.6 V, V _{FB} = 0 V | 85 | 90 | 95 | % |
| T _{TSD} | Thermal Shutdown Temperature | Junction Temperature | | 150 | | °C |
| T _{TSR} | Thermal Shutdown Released Temperature | Junction Temperature | | 110 | | °C |
| gm | Trans-conductance ⁽¹⁾ | V _{IN} = 3.6 V | | 220 | | μS |
| I _{LXLIM} | Lx Current Limit | V _{IN} = 3.6 V | 2.5 | 3.0 | 3.8 | A |
| R _{ON} | Nch ON Resistance ⁽¹⁾ | V _{IN} = 3.6 V | | 0.07 | | Ω |
| tprot | Latch-type Protection Delay Time | V _{IN} = 3.6 V | | 32 | | ms |
| I _{RUSH} | Inrush Current ⁽²⁾ | | | | 1.5 | A |


⁽¹⁾ Guaranteed by design engineering, not mass production tested.

⁽²⁾ Guaranteed by design engineering when the external Pch MOSFET is connected to the FLAG pin. Refer to the recommended components at *APPLICATION INFORMATION* and *TECHNICAL NOTES*.

External Pch MOSFET is Connected for Breaking the Current Path between $V_{IN} - V_{OUT}$ ($V_{OUT} \geq 13\text{ V}$)

Notes: The GND pins and also the Lx pins must be mutually short-circuited right near the ground plane on the board. The TEST pin must be connected to the ground plane on the board or be left floating.

The snubber circuit must be added for preventing spike noise on the Lx pin.

External Pch MOSFET is NOT Connected for Breaking the Current Path between $V_{IN} - V_{OUT}$ ($V_{OUT} \geq 13\text{ V}$)

Notes: The GND pins and also the Lx pins must be mutually short-circuited right near the ground plane on the board. The TEST pin must be connected to the ground plane on the board or be left floating. The FLAG pin must be left floating. The snubber circuit must be added for preventing spike noise on the Lx pin.

Recommended Components

| | V _{IN} | Cap. | Spec. | Part Name | Manufacturer |
|-----------------|-----------------|-------|-------|---------------|--------------|
| C _{IN} | All | 10 μF | 6.3 V | C2012JB0J106M | TDK |

| | V _{OUT} | Cap. | Spec. | Part Name | Manufacturer |
|------------------|------------------|-------|-------|----------------|--------------|
| C _{OUT} | ≤ 5 V | 10 μF | 6.3 V | C2012JB0J106M | TDK |
| | ≤ 10 V | 10 μF | 16 V | C2012X5R1C106K | TDK |
| | all | 10 μF | 25 V | C3216X5R1E106K | TDK |
| | all | 10 μF | 25 V | TMK325BJ106MN | Taiyo Yuden |

| | V _{OUT} | Spec. | Part Name | Manufacturer |
|----|------------------|-----------|-----------|--------------|
| D1 | all | 40 V, 3 A | CMS16 | TOSHIBA |
| | all | 40 V, 3 A | RB056L-40 | ROHM |

| | V _{OUT} | Ind. | Spec. | Part Name | Manufacturer |
|-------------------|--------------------------------|--------|-------|----------------|--------------|
| L1 ⁽¹⁾ | 3.0V ≤ V _{OUT} ≤ 4.5V | 2.2 μH | 2.2 A | SPM3012T-2R2N | TDK |
| | | | 2.7 A | SPM4012T-2R2N | TDK |
| | | | 3.5 A | NR5040T2R2N | Taiyo Yuden |
| | 4.5V < V _{OUT} ≤ 12V | 4.7 μH | 1.7 A | SPM4012T-4R7N | TDK |
| | | | 3.1 A | NR5040T4R7N | Taiyo Yuden |
| | 12V < V _{OUT} ≤ 15V | 6.8 μH | 1.4 A | VLF5014ST-6R8N | TDK |
| | | | 2.8 A | RLF7030T-6R8N | TDK |
| | | | 3.7 A | NR8040T6R8N | Taiyo Yuden |

| | V _{OUT} | Spec. (I _{DS} , V _{DS} , V _{GS}) | Part Name | Manufacturer |
|------------|------------------|--|-----------|--------------|
| Pch.MOSFET | all | 4.5 A, -30 V, ±20 V | UPA1914 | Renesas |

⁽¹⁾ It is recommended that the rated current of the inductor be higher than the LX limit current. Performing the current limitation outside of the R1213K requires the use of small components.

R1213K

NO.EA-278-180731

• Selection of Resistors and Capacitors for Phase Compensation

The R1213x requires an external phase compensation on the feedback loop for output voltage control to prevent the large output ripple, the unstable operation and the deterioration of device efficiency. Connect a resistor (R_{COMP}) and a capacitor (C_{COMP}) between the AMPOUT and GND pins.

R_{COMP} and C_{COMP} can be calculated as follows:

[R1213K001A]

$$R_{COMP} = 90 \times V_{IN} \times V_{OUT} \times C_{OUT} / (L \times I_{OUTMAX})$$

$$C_{COMP} = 30 \times V_{OUT} \times L \times I_{OUTMAX} / (V_{IN}^2 \times R_{COMP})$$

[R1213K001B]

$$R_{COMP} = 45 \times V_{IN} \times V_{OUT} \times C_{OUT} / (L \times I_{OUTMAX})$$

$$C_{COMP} = 30 \times V_{OUT} \times L \times I_{OUTMAX} / (V_{IN}^2 \times R_{COMP})$$

The appropriate values for R_{COMP} and C_{COMP} vary depending on the peripheral components and circuit board. Determine the appropriate values for R_{COMP} and C_{COMP} according to the transient response.

| V _{IN} (V) | V _{OUT} (V) | I _{OUTMAX} (mA) | C _{IN} (μF) | C _{OUT} (μF) | L1 (μH) | D1 | R _{COMP} (kΩ) | C _{COMP} (nF) |
|---------------------|----------------------|--------------------------|----------------------|-----------------------|---------|-----|------------------------|------------------------|
| 3.3 | 3.8 | 1200 | 10 | 20 | 2.2 | 3 A | 8.2 | 3.3 |
| 3.3 | 5 | 800 | 10 | 20 | 4.7 | 3 A | 8.2 | 6.8 |
| 3.3 | 12 | 250 | 10 | 20 | 4.7 | 3 A | 27 | 1.8 |
| 5.0 | 15 | 650 | 10 | 20 | 6.8 | 3 A | 15 | 5.1 |

• Output Voltage Setting

The output voltage can be calculated by the values of resistors (R1 and R2) as follows:

$$\text{Output Voltage} = V_{FB} \times (R1 + R2) / R1$$

(V_{FB} = 0.8 V)

Notes: Set the sum of R1 and R2 to be 200 kΩ or less.


• Soft-start Time Setting

The soft-start time can be adjusted by a capacitor (C_{SS}) between the SS and GND pins.

The soft-start time can be calculated as follows:


$$\begin{aligned} \text{Soft-start time} &= C_{SS} \times V_{FB} / I_{SS} \\ &= 8 \times C_{SS} \times 10^4 \text{ [sec]} \\ &(\text{V}_{FB} = 0.8 \text{ V}, I_{SS} = 10 \text{ } \mu\text{A}) \end{aligned}$$

• Operation of Step-Up Dc/Dc Converter and Output Current




Basic Circuit

Current (IL) Flowing Through Inductor (L)



Discontinuous Inductor Current Mode



Continuous Inductor Current Mode

The PWM control type of the step-up DC/DC converter has two operation modes characterized by the continuity of inductor current: discontinuous inductor current mode and continuous inductor current mode.

When an Nch transistor is in On-state, the voltage to be applied to the inductor (L) is described as V_{IN} . An increase in the inductor current ($IL1$) can be written as follows:

$$IL1 = V_{IN} \times t_{on} / L \dots\dots\dots \text{Formula 1}$$

In the step-up DC/DC converter circuit, the energy accumulated during the On-state is transferred into the capacitor even in the Off-state. A decrease in the inductor current ($IL2$) can be written as follows:

$$IL2 = (V_{OUT} - V_{IN}) \times t_{open} / L \dots\dots\dots \text{Formula 2}$$

R1213K

NO.EA-278-180731

In the PWM control, IL1 and IL2 become continuous when $t_{open} = t_{off}$, which is called continuous inductor current mode.

When the device is in continuous inductor current mode and operates in steady-state conditions, the variations of IL1 and IL2 are same:

$$V_{IN} \times t_{on} / L = (V_{OUT} - V_{IN}) \times t_{off} / L \dots\dots\dots \text{Formula 3}$$

Therefore, the duty cycle in continuous inductor current mode is:

$$\text{duty (\%)} = t_{on} / (t_{on} + t_{off}) = (V_{OUT} - V_{IN}) / V_{OUT} \dots\dots\dots \text{Formula 4}$$

When $t_{open} = t_{off}$, the average of IL1 is:

$$IL1 (\text{Ave.}) = V_{IN} \times t_{on} / (2 \times L) \dots\dots\dots \text{Formula 5}$$

If the input voltage (V_{IN}) is equal to the output voltage (V_{OUT}), the output current (I_{OUT}) is:

$$I_{OUT} = V_{IN}^2 \times t_{on} / (2 \times L \times V_{OUT}) \dots\dots\dots \text{Formula 6}$$

If I_{OUT} is larger than Formula 6, the device switches to continuous inductor current mode

The L_x peak current flowing through L (IL_{max}) is:

$$IL_{max} = I_{OUT} \times V_{OUT} / V_{IN} + V_{IN} \times t_{on} / (2 \times L) \dots\dots\dots \text{Formula 7}$$

$$IL_{max} = I_{OUT} \times V_{OUT} / V_{IN} + V_{IN} \times T \times (V_{OUT} - V_{IN}) / (2 \times L \times V_{OUT}) \dots\dots\dots \text{Formula 8}$$

As a result, IL_{max} becomes larger compared to I_{OUT} . The overcurrent protection circuit operates if the IL_{max} becomes more than the L_x current limit. When considering the input and output conditions or selecting the external components, please pay attention to IL_{max} .

Notes: The above calculations are based on the ideal operation of the device. They do not include the losses caused by the external components or Nch transistor. The actual maximum output current will be 50% to 80% of the above calculation results. Especially, if IL is large or V_{IN} is low, it may cause the switching losses.

TECHNICAL NOTES

The performance of a power source circuit using this device is highly dependent on a peripheral circuit. A peripheral component or the device mounted on PCB should not exceed a rated voltage, a rated current or a rated power. When designing a peripheral circuit, please be fully aware of the following points.

- Ensure that the V_{IN} and GND lines are firmly connected. A large switching current flows through the V_{IN} and GND lines. If their impedance is too high, noise pickup or unstable operation may result.
- When an Nch MOSFET driver is turned off, the inductor may generate a spike-shaped high voltage. Use a high-break-down-voltage capacitor (C_{OUT}) and a high-break-down-voltage diode that are 1.5 times or more than the set output voltage.
- Choose a schottky diode (D1) that has low forward voltage, low reverse current, and is fast in switching speed.
- Use an inductor that has a low DC resistance, has an enough tolerable current and is less likely to cause magnetic saturation.
- The FLAG pin (Shutdown Control Pin) turns off the external Pch MOSFET to break the current path between V_{IN} and V_{OUT} during standby, UVLO, thermal shutdown and latch-type protection. Place a capacitor of 1 μ F between the source of the external Pch MOSFET and GND to protect the external Pch MOSFET from overvoltage caused by the inductor current.
During the soft-start, the FLAG pin turns on or off the external Pch MOSFET synchronizing with the switching of the Nch MOSFET to prevent the inrush current. Select the external Pch MOSFET with fast switching speed (Approx. 100 ns) and small gate capacity (3 nF or less).
- The spike noise of L_X should not exceed the absolute maximum rating. The spike noise of L_X may exceed the absolute maximum ratings under $V_{OUT} \geq 13$ V. To reduce the spike noise of L_X , place a snubber circuit (R_{SNB} and C_{SNB} are connected in series) parallel to the diode (D1). A snubber circuit may also be required under $V_{OUT} < 13$ V if the spike noise of L_X is large. It is recommended that a capacitor (C_{SNB}) be 1100 pF and a resistor (R_{SNB}) be 0.68 Ω . The appropriate values for C_{SNB} and R_{SNB} vary significantly depending on the circuit board and affect the device efficiency. Actual circuit board testing is required.

- Latch-type protection circuit latches the Nch MOSFET off to stop the operation of the DC/DC converter if the output voltage drop due to overcurrent continues more than the protection delay time. When the latch-type protection circuit operates, the FLAG pin outputs “H” and turns the external Pch MOSFET off to break the current path between V_{IN} and V_{OUT} .

The protection delay time is set to typically 32 ms. If the output voltage returns to normal during the protection delay time, the internal timer will be reset.

To release the latch-type protection, set the CE pin “H” or make the power supply voltage lower than the UVLO detector threshold.

- Connect the TEST pin to GND or otherwise leave it floating.
- Connect the FLAG pin to the external Pch MOSFET gate only.
- To prevent inrush current, connect the SS pin to a capacitor (C_{SS}) only.
- The tab on the bottom of the package enhances thermal performance and is electrically connected to GND (substrate level). It is recommended that the tab be connected to the ground plane on the board, or otherwise be left floating. To enhance the thermal performance of multilayer circuit board, provide a thermal via under the tab on the bottom of the package.
- In Fig. A and Fig. B, the current paths on the boost DC/DC converter are shown. The current paths when the MOSFET turns on are shown in Fig. A, and the current paths when the MOSFET turns off are shown in Fig. B. The pointed parts with red arrows in Fig. B are where the current flows only when the MOSFET turns on, or off. The parasitic impedance, inductance, or parasitic capacitance of these parts have some impact on the stability of DC/DC converter, and may cause a noise generation. Therefore the parasitic impedance, capacitance, inductance must be as small as possible. Furthermore, the current paths shown in Fig. A and Fig. B must be as short as possible and as wide as possible.




Figure A. MOSFET-ON (Boost)






Figure B. MOSFET-OFF (Boost)

- PCB Layout





R1213K001A/B (PKG: DFN(PL)2730-12pin)

**Typical Board Layout – Top Layer****Typical Board Layout – Back Layer**

Note: R2 patterns are the layout for 2 serial resistance chips, RT1 and RT2 to set preferred value easier.


TYPICAL CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.


1) Output Voltage vs. Output Current (Ta = 25°C) $V_{OUT} = 3.0\text{ V}$  $V_{OUT} = 5.0\text{ V}$  $V_{OUT} = 12\text{ V}$  $V_{OUT} = 15\text{ V}$ 

2) Efficiency vs. Output Current (Ta = 25°C)


V_{OUT} = 3.0 V




V_{OUT} = 5.0 V




V_{OUT} = 12 V




V_{OUT} = 15 V



3) Standby Current vs. Temperature









4) Supply Current 1 vs. Temperature




R1213K

NO.EA-278-180731

5) Supply Current 2 vs. Temperature**6) Frequency vs. Temperature****7) Maxduty vs. Temperature****8) FB Voltage vs. Temperature****9) CE "H" Input Voltage vs. Temperature****10) Lx Limit Current vs. Temperature**



11) Protection Delay Time vs. Temperature



12) Start-up Waveform (Ta = 25°C, C_{SS} = 0.1 μF, External Pch MOSFET Connected between V_{IN} – V_{OUT})



• V_{IN} = 3.3 V, V_{OUT} = 5.0 V, I_{OUT} = 10 mA

• V_{IN} = 3.3 V, V_{OUT} = 5.0 V, I_{OUT} = 500 mA



• V_{IN} = 3.3 V, V_{OUT} = 12 V, I_{OUT} = 10 mA

• V_{IN} = 3.3 V, V_{OUT} = 12 V, I_{OUT} = 200 mA




R1213K


NO.EA-278-180731

13) Load Transient Response Waveform (Ta = 25°C)


- $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $I_{OUT} = 20 \leftrightarrow 500\text{ mA}$
 $L = 4.7\text{ }\mu\text{H}$, $C_{OUT} = 20\text{ }\mu\text{F}$, $R_{COMP} = 8.2\text{ k}\Omega$,
 $C_{COMP} = 6.8\text{ nF}$



- $V_{IN} = 3.0\text{ V}$, $V_{OUT} = 12\text{ V}$, $I_{OUT} = 10 \leftrightarrow 200\text{ mA}$
 $L = 4.7\text{ }\mu\text{H}$, $C_{OUT} = 20\text{ }\mu\text{F}$, $R_{COMP} = 27\text{ k}\Omega$,
 $C_{COMP} = 1.8\text{ nF}$




- $V_{IN} = 5.0\text{ V}$, $V_{OUT} = 15.0\text{ V}$, $I_{OUT} = 100 \leftrightarrow 500\text{ mA}$
 $L = 6.8\text{ }\mu\text{H}$, $C_{OUT} = 20\text{ }\mu\text{F}$, $R_{COMP} = 15\text{ k}\Omega$,
 $C_{COMP} = 5.1\text{ nF}$




14) Output Voltage Waveform (Ta = 25°C)


• $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $I_{OUT} = 500\text{ mA}$
 $L = 4.7\text{ }\mu\text{H}$, $C_{OUT} = 20\text{ }\mu\text{F}$



• $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 12\text{ V}$, $I_{OUT} = 200\text{ mA}$
 $L = 4.7\text{ }\mu\text{H}$, $C_{OUT} = 20\text{ }\mu\text{F}$



• $V_{IN} = 5.0\text{ V}$, $V_{OUT} = 15\text{ V}$, $I_{OUT} = 500\text{ mA}$
 $L = 6.8\text{ }\mu\text{H}$, $C_{OUT} = 20\text{ }\mu\text{F}$



The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Measurement Conditions

| Item | Measurement Conditions |
|------------------|--|
| Environment | Mounting on Board (Wind Velocity = 0 m/s) |
| Board Material | Glass Cloth Epoxy Plastic (Four-Layer Board) |
| Board Dimensions | 76.2 mm × 114.3 mm × 0.8 mm |
| Copper Ratio | Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square |
| Through-holes | φ 0.3 mm × 23 pcs |


Measurement Result

(Ta = 25°C, Tjmax = 125°C)


| Item | Measurement Result |
|--|--------------------|
| Power Dissipation | 3100 mW |
| Thermal Resistance (θja) | θja = 32°C/W |
| Thermal Characterization Parameter (ψjt) | ψjt = 8°C/W |

θja: Junction-to-Ambient Thermal Resistance


ψjt: Junction-to-Top Thermal Characterization Parameter



Power Dissipation vs. Ambient Temperature



Measurement Board Pattern



DFN(PL)2730-12 Package Dimensions (Unit: mm)

*The tab on the bottom of the package shown by blue circle is a substrate potential (GND). It is recommended that this tab be connected to the ground plane on the board but it is possible to leave the tab floating.



1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of our company.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our company's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or our distributor before attempting to use AOI.
11. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.



Nisshinbo Micro Devices Inc.

Official website

<https://www.nisshinbo-microdevices.co.jp/en/>

Purchase information

<https://www.nisshinbo-microdevices.co.jp/en/buy/>

