

Data sheet acquired from Harris Semiconductor SCHS103C – Revised July 2003

# CD40160B, CD40161B, CD40162B, CD40163B Types

# CMOS Synchronous Programmable 4-Bit Counters

High-Voltage Types (20-Volt Rating)

CD40160B — Decade with Asynchronous

Clear

CD40161B — Binary with Asynchronous

Clear

CD40162B — Decade with Synchronous Clear

CD40163B — Binary with Synchronous Clear

■ CD40160B, CD40161B, CD40162B, and CD40163B are 4-bit synchronous programmable counters. The CLEAR function of the CD40162B and CD40163B is synchronous and a low level at the CLEAR input sets all four outputs low on the next positive CLOCK edge. The CLEAR function of the CD40160B and CD40161B is asynchronous and a low level at the CLEAR input sets all four outputs low regardless of the state of the CLOCK, LOAD, or ENABLE inputs. A low level at the LOAD input disables the counter and causes the output to agree with the setup data after the next CLOCK pulse regardless of the conditions of the ENABLE inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output (COUT). Counting is enabled when both PE and TE inputs are high. The TE input is fed forward to enable COUT. This enabled output produces a positive output pulse with a

MAXIMUM RATINGS, Absolute-Maximum Values:


### Features:

- Internal look-ahead for fast counting
- Carry output for cascading
- Synchronously programmable
- Clear asynchronous input (CD40160B, CD40161B)
- Clear synchronous input (CD40162B, CD40163B)
- Synchronous load control input
- Low-power TTL compatibility
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range;
   100 nA at 18 V and 25°C
- Noise margin (over full package-temperaature range): 1 V at V<sub>DD</sub> = 5 V
   2 V at V<sub>DD</sub> = 10 V
   2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

duration approximately equal to the positive portion of the Q1 output. This positive overflow carry pulse can be used to enable successive cascaded stages. Logic transitions at the PE or TE inputs may occur when the clock is either high or low.

The CD40160B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix). The CD40161B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

The CD40160B through CD40163B types are functionally equivalent to and pin-compatible with the TTL counter series 74LS160 through 74LS163 respectively.



### Applications:

- Programmable binary and decade counting
- Counter control/timers
- Frequency dividing




Fig. 1 — Typical output low (sink) current characteristics.

# DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) Voltages referenced to $V_{SS}$ Terminal) NPUT VOLTAGE RANGE, ALL INPUTS CO.5V to $V_{DD}$ +0.5V DC INPUT CURRENT, ANY ONE INPUT E10mA POWER DISSIPATION PER PACKAGE ( $P_{D}$ ): For $T_{A} = -55^{\circ}$ C to $+100^{\circ}$ C FOR $T_{A} = +100^{\circ}$ C to $+125^{\circ}$ C Derate Linearity at $12^{\circ}$ mW/ $^{\circ}$ C to $200^{\circ}$ mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_{A} = FULL$ PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW OPERATING-TEMPERATURE RANGE ( $T_{A}$ ) -55°C to $+125^{\circ}$ C STORAGE TEMPERATURE RANGE ( $T_{S10}$ ) -65°C to $+150^{\circ}$ C LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79mm) from case for 10s max ...... +265°C




Fig. 2— Minimum output low (sink) current characteristics.




Fig. 3— Logic diagrams for CD40160B and CD40162B BCD decade counters.




Fig. 4— Logic diagrams for CD40161B and CD40163B binary counters.

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^{\circ}$ C, Except as Noted For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LIM	UNITS		
	(V)	MIN.	MAX.		
Supply Voltage Range (Full T <sub>A</sub> = Full Package - Temperature Range)	_	3	18	v	
Setup Time: t <sub>SU</sub> Data to Clock	5 10 15	240 90 60	· -	ns	
Load to Clock	. 5 10 15	240 90 60	<del>*</del> *	ns	
PE or TE to Clock	5 10 15	340 140 100	1 1 1	П\$	
Clear to Clock (CD40162B, CD40163B)	5 10 15	340 140 100	-	ns	
All Hold Times, t <sub>H</sub>	5 10 15	0 0 0	<del>-</del>	ns	
Clear Removal Time, t <sub>rem</sub> (CD40160B, CD40161B)	5 10 15	200 100 70	<u>-</u>	ns	
Clear Pulse Width, t <sub>WL</sub> (CD40160B, CD40161B)	5 10 15	170 70 50	<del>-</del>	ns	
Clock Input Frequency, fCL	5 10 15	_ _ _	2 5.5 8	MHz	
Clock Pulse Width, t <sub>W</sub>	5 10 15	170 70 50	_ _ _	ns	
Clock Rise or Fall Time, t <sub>F</sub> CL or t <sub>f</sub> CL	5 10 15	-	200 70 15	μs	

### **TRUTH TABLE**

CLOCK	CLR	LOAD	PE	TE	OPERATION
<b></b>	1	0	х	х	PRESET
	1	1	0	х	NC
	1	1.,	×	0	NC
	1	1	1	1	COUNT
х	0	×	х	х	RESET (CD40160B, CD40161B)
<b></b>	.0	×	х	х	RESET (CD40162B, CD40163B)
	1	х	х	х	NC (CD40162B, CD40163B)

1 - HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE

NC = NO CHANGE




Fig. 5— Typical output high (source) current characteristics.

DRAIN-TO-SOURCE VOLTAGE (VDS)--V

Fig. 6— Minimum output high (source) current characteristics.




Fig. 7— Typical propagation delay time as a function of load capacitance (CLOCK to Q).




Fig. 8— Typical transition time as a function of load capacitance.

STATIC ELEC	RIGAL	UNAK!	-U1E	nialic	•				- · · ·		Т
CHARAC- TERISTIC	CON	DITIO	NS			.IMITS TEMPE					NIT
	v <sub>o</sub>	VIN	V <sub>DD</sub>		, , , , , , , , , , , , , , , , , , ,		A <sub>g</sub>		s		
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	]
Quiescent		0,5	5	- 5	5	150	150	-	0.04	5	
Device	<b>-</b> , ;	0,10	10	10	10	300	300	+	0.04	10	اسم
Current, IDD Max.		0,15	15	20	20	600	600		0.04	20	]
יטטיייטטי.	_ :	0,20	20	100	100	3000	3000	-	0.08	100	1.
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	. 1	- :	
	0.5	0,10	10	1.6	1.5	1,1	0.9	: 1.3	2.6		1
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High (Source) Current,	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	- 1	_	mΑ
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	1.
I <sub>OH</sub> Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		1
Output Voltage:	+	0,5	5		0.	05	-	0	0.05		
Low-Level,	-	0,10	10		0.	.05		_	. 0	0.05	1
V <sub>OL</sub> Max.	-	0,15	15		. 0.	.05		_	0	0.05	ľv
Output .	_	0,5	5		. 4.	95		4.95	5	_	`
Voltage: High-Level,	_	0,10	10		9.	.95		9.95	10	_	1
VOH Min.	_	0,15	15	in."	, 14.	.95		14.95	15	_	
Input Low	0.5,4.5	-	5			1.5				1.5	
Voltage	1,9	1	10			3		-	-	3	1
VIL Max.	1.5,13.5	1	15			Ţ		4	v		
Input High	0.5,4.5	-	5			3.5		3.5	· _:	_	
Voltage,	1,9	1	10	1		7		7		-	
V <sub>IH</sub> Min.	1.5,13.5	_	15			11		11		-	1
Input Current IN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μА




Fig. 9— Typical power dissipation as a function of CLOCK frequency.




Fig. 10— Dynamic power dissipation test circuit.




Fig. 11 — Quiescent-device-current test circuit




Fig. 12- Input-current test circuit.





Fig. 13- Input-voltage test circuit.



DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C; Input  $t_r$ ,  $t_f$  = 20 ns,  $C_L$  = 50 pF,  $R_L$  = 200  $k\Omega$ 

CHARACTERISTIC	TEST CONDITIONS		LIMIT:		UNITS
	V <sub>DD</sub> (V)	Min.	Тур.	Max.	1
CLOCK OPERATION				<u> </u>	
Propagation Delay Time, tpHL,tpLH Clock to Q	5 10 15	-	200 80 60	400 160	ns
Clock to COUT	5 10 15	-	225 95 70	120 450 190 140	ns
TE to COUT	5 10 15	-	125 55 40	250 110 80	ns
Minimum Setup Time, t <sub>SU</sub> Data to Clock	5 10 15	-	120 45 30	240 90 60	ns
Load to Clock	5 10 15	- -	120 45 30	240 90 60	ns
PE to TE to Clock	5 10 15	<u>-</u> -	170 70 50	340 140 100	ns
Minimum Hold Time, t <sub>H</sub>	5 10 15		-	0 0 0	ns
Transition Time, t <sub>THL</sub> ,t <sub>TLH</sub>	, err = <b>5</b> chigh ver 10 15	- -	100 50 40	200 100 80	ns
Minimum Clock Pulse Width, tw	5 10 15	_ _ 	85 35 25	170 70 50	n\$
Maximum Clock Frequency, f <sub>CL</sub>	5 10 15	2 5.5 8	3 8.5 12	- R. I	MHz
Maximum Clock Rise or Fall Time, † t <sub>r</sub> CL, t <sub>fCL</sub>	5 10 15	200 70 15	- - -	_ _ _	μs
CLEAR OPERATION					
Propagation Delay Time, tPHL (CD40160B, CD40161B) Clear to Q	5 10 15	- - -	250 110 80	500 220 160	n\$
Minimum Setup Time, tsu (CD40162B, CD40163B) Clear to Clock	5 10 15	1	170 70 50	340 140 100	ns
Minimum Hold Time, t <sub>H</sub> (CD40162B, CD40163B) Clear to Clock	5 10 15	-	, <u>-</u> -	000	ns
Minimum Clear Removal Time, t <sub>rem</sub> (CD40160B, CD40161B)	5 10 15		100 50 35	200 100 70	ns
Minimum Clear Pulse Width, twL (CD40160B, CD40161B)	5 10 15	-	85 35 25	170 70 50	ns

Control of the contro

<sup>\*</sup> Except as noted.
† If more than one unit is cascaded in the parallel clocked application, t.CL should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the carry output driving stage for the estimated capacitive load.




Fig. 14— Timing diagram for CD40160B, CD40162B.




Fig. 15- Timing diagram for CD40161B, CD40163B.





Fig. 16— Detail of flip-flops of CD40160B and CD40161B (asynchronous clear).



Dimensions and pad layout for CD40160BH. Dimensions and pad layout for CD40161BH, CD40162BH, and CD40163BH are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

92CM-29968




Fig. 17— Detail of flip-flops for CD40162B and CD40163B (synchronous clear).




Fig. 18 - Cascaded counter packages in the parallel-clocked mode.




Fig. 19 — Cascaded counter packages in the ripple-clocked mode.





4-Feb-2021

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD40160BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40160BF3A	Samples
CD40161BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40161BE	Samples
CD40161BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40161BF3A	Samples
CD40161BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40161B	Samples
CD40161BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0161B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

4-Feb-2021

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF CD40161B, CD40161B-MIL:

Military: CD40161B-MIL

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Feb-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40161BNSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40161BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 10-Feb-2023




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40161BNSR	SO	NS	16	2000	356.0	356.0	35.0
CD40161BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Feb-2023

### **TUBE**




### \*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
I	CD40161BE	N	PDIP	16	25	506	13.97	11230	4.32
	CD40161BE	N	PDIP	16	25	506	13.97	11230	4.32



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




### NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated