



# NC7WZ07 TinyLogic<sup>®</sup> UHS Dual Buffer (Open-Drain Outputs)

#### **Features**

- Ultra-High Speed: t<sub>PZL</sub> 2.3 ns (Typical)
- High I<sub>OL</sub> Output Drive: ±24 mA at 3 V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range: 1.65 V to 5.50 V
- Power Down High Impedance Inputs/Outputs
- Over-Voltage Tolerance Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise/EMI Reduction Circuitry
- Ultra-Small MicroPak™ Packages

### **Description**

The NC7WZ07 is a dual buffer with open-drain outputs from Fairchild's Ultra-High Speed (UHS) series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive, while maintaining low static power dissipation over a broad  $V_{\rm CC}$  operating range. The device is specified to operate over a very broad  $V_{\rm CC}$  operating range. The device is specified to operate over the 1.65 V to 5.5 V  $V_{\rm CC}$  range. The inputs and outputs are high impedance when  $V_{\rm CC}$  is 0 V. Inputs tolerate voltages up to 7 V independent of  $V_{\rm CC}$  operating voltage.

### **Ordering Information**

Part Number	Top Mark	Package	Packing Method
NC7WZ07P6X	Z07	6-Lead SC70, EIAJ SC88 1.25 mm Wide	3000 Units on Tape & Reel
NC7WZ07L6X	D3	6-Lead MicroPak™, 1.00 mm Wide	5000 Units on Tape & Reel
NC7WZ07FHX	D3	6-Lead, MicroPak2™, 1x1 mm Body, .35 mm Pitch	5000 Units on Tape & Reel

## **Connection Diagrams**




Figure 1. Logic Symbol

### **Pin Configurations**




Figure 2. SC70 (Top View)




Figure 3. MicroPak™ (Top Through View)




Figure 4. Pin 1 Orientation

- AAA represents product code top mark (see Ordering Information). Orientation of top mark determines pin one location.
- Reading the top mark left to right, pin one is the lower left pin.

### **Pin Definitions**

Pin # SC70	Pin # MicroPak™	Name	Description
1	1	A <sub>1</sub>	Input
2	2	GND	Ground
3	3	A <sub>2</sub>	Input
4	4	Y <sub>2</sub>	Output
5	5	V <sub>CC</sub>	Supply Voltage
6	6	Y <sub>1</sub>	Output

### **Function Table**

Y = A

Inputs	Output
Α	Y
LOW Logic Level	LOW Logic Level
HIGH Logic Level	High Impedance Output State, Open Drain

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	ameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage		-0.5	7.0	V
V <sub>IN</sub>	DC Input Voltage		-0.5	7.0	V
V <sub>OUT</sub>	DC Output Voltage		-0.5	7.0	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < -0.5 V		-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < -0.5 V		-50	mA
I <sub>OUT</sub>	DC Output Current			±50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current			±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
TJ	Junction Temperature Under B	ias		+150	°C
TL	Junction Lead Temperature (S	oldering, 10 Seconds)		+260	°C
		SC70-6		150	
$P_{D}$	Power Dissipation at +85°C	MicroPak™-6		130	mW
		MicroPak2™-6		120	
FCD	Human Body Model, JEDEC:JI	ESD22-A114		4000	V
ESD	Charge Device Model, JEDEC			2000	V

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V	Supply Voltage Operating		1.65	5.50	V
$V_{CC}$	Supply Voltage Data Retention		1.5	5.5	_ v
V <sub>IN</sub>	Input Voltage		0	5.5	V
V <sub>OUT</sub>	Output Voltage		0	5.5	V
		V <sub>CC</sub> at 1.8 V, ±0.15 V, 2.5 V ± 0.2 V	0	20	
t <sub>r</sub> , t <sub>f</sub> Inp	Input Rise and Fall Times	V <sub>CC</sub> at 3.3 V ±0.3 V	0	10	ns/V
		V <sub>CC</sub> at 5.0 V ±0.5 V	0	5	
T <sub>A</sub>	Operating Temperature		-40	+85	°C
		SC70-6		425	
$\theta_{\sf JA}$	Thermal Resistance	MicroPak™-6		500	°C/W
		MicroPak2™-6		560	-

#### Note

4. Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**


Symbol	Parameter	V	Conditions	T,	<sub>A</sub> =+25°	C	T <sub>A</sub> =-40	to +85°C	Units	
Syllibol	Parameter	V <sub>CC</sub> Conditions		Min.	Тур.	Max.	Min.	Max.	Units	
W	HIGH Level Input	1.65 to 1.95		0.75V <sub>CC</sub>			0.75V <sub>CC</sub>		V	
$V_{IH}$	Voltage	2.30 to 5.50		0.70V <sub>CC</sub>			0.70V <sub>CC</sub>		V	
VIL	LOW Level Input	1.65 to 1.95				0.25V <sub>CC</sub>		0.25V <sub>CC</sub>	V	
VIL	Voltage	2.30 to 5.50				0.30V <sub>CC</sub>		0.30V <sub>CC</sub>	V	
$I_{LKG}$	HIGH Level Output Leakage Current	1.65 to 5.50	$V_{IN}=V_{IH},$ $V_{OUT}=V_{CC}$ or GND			±5		±10	μΑ	
		1.65			0.00	0.10		0.00		
		1.80			0.00	0.10		0.10		
		2.30	$V_{IN}=V_{IL},\ I_{OL}=100\ \mu A$		0.00	0.10		0.10	İ	
	3.00			0.00	0.10		0.10			
$V_{OL}$	LOW Level Output	4.50			0.00	0.10		0.10	V	
VOL	Voltage	1.65	I <sub>OL</sub> =4 mA		0.80	0.24		0.24	V	
		2.30	I <sub>OL</sub> =8 mA		0.10	0.30		0.30		
	5	3.00	I <sub>OL</sub> =16 mA		0.16	0.40		0.40		
		3.00	I <sub>OL</sub> =24 mA		0.24	0.55		0.55		
		4.50	I <sub>OL</sub> =32 mA		0.25	0.55		0.55		
I <sub>IN</sub>	Input Leakage Current	0 to 5.5	$0 \leq V_{IN} \leq 5.5 \ V$			±0.1		±1.0	μΑ	
I <sub>OFF</sub>	Power Off Leakage Current	0	V <sub>IN</sub> or V <sub>OUT</sub> =5.5 V			1		10	μΑ	
I <sub>cc</sub>	Quiescent Supply Current	1.65 to 5.50	V <sub>IN</sub> =5.5 V, GND			1		10	μΑ	

### **AC Electrical Characteristics**

Symbol	Symbol Parameter		Conditions	T <sub>A</sub> =+25°C		T <sub>A</sub> =-40 to +85°C		Units	Figure				
				Min.	Тур.	Max.	Min.	Max.					
		1.65		1.8	6.6	11.5	1.8	12.6					
	-	1.80	C <sub>L</sub> =50 pF,	1.8	5.5	9.5	1.8	10.5					
		2.50 ± 0.20	RU=500 Ω, RD=500 Ω,	1.2	3.7	5.8	1.2	6.4		Figure 5			
	t <sub>PZL</sub> , t <sub>PLZ</sub> Propagation Delay	3.30 ± 0.30	$V_{i}=2 \times V_{CC}$	0.8	2.9	4.4	0.8	4.8	ns				
		5.00 ± 0.50		0.5	2.3	3.5	0.5	3.9					
l <sub>PZL</sub> , l <sub>PLZ</sub>		1.65		1.8	5.5	11.5	1.8	12.6		Figure 6			
		1.80	C <sub>L</sub> =50 pF, RU=500 $\Omega$ , RD=500 $\Omega$ ,	1.8	4.3	9.5	1.8	10.5	1				
		2.50 ± 0.20		1.2	2.8	5.8	1.2	6.4					
		3.30 ± 0.30	V <sub>I</sub> =2 x V <sub>CC</sub>	0.8	2.1	4.4	0.8	4.8					
		5.00 ± 0.50		0.5	1.4	3.5	0.5	3.9	l.				
C <sub>IN</sub>	Input Capacitance	0			2.5				pF				
C <sub>OUT</sub>	Output Capacitance	0			4.0								
	Power Dissipation	3.30			3				nE	Figure 7			
Capacitance (5)	$C_{PD}$	Capacitance <sup>(5)</sup> 5.00		Capacitance <sup>(5)</sup> 5.00				4		No		pF	Figure 7

#### Note:

5.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle.  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC} \text{static})$ .



#### Notes:

- 6. C<sub>L</sub> includes load and stray capacitance.
- 7. Input PRR = 1.0MHz,  $t_W = 500ns$ .

Figure 5. AC Test Circuit





Figure 6. AC Waveforms



#### Note:

- 8. Input=AC Waveform;  $t_r=t_f=1.8$ ns.
- 9. PRR=Variable; Duty Cycle=50%.

Figure 7. I<sub>CCD</sub> Test Circuit

### **Physical Dimensions**





Figure 8. 6-Lead, SC70, EIAJ SC88, 1.25 mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.

Package Designator	Tape Section	Cavity Number	<b>Cavity Status</b>	Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

### **Physical Dimensions**



- 1. CONFORMS TO JEDEC STANDARD M0-252 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994
- 4. FILENAME AND REVISION: MAC06AREV4
- 5. PIN ONE IDENTIFIER IS 2X LENGTH OF ANY

OTHER LINE IN THE MARK CODE LAYOUT.

Figure 9. 6-Lead, MicroPak™, 1.0 mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.

Package Designator	Tape Section	Cavity Number	Cavity Status	Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
L6X	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

### **Physical Dimensions**




Figure 10. 6-Lead, MicroPak2™, 1x1 mm Body, .35 mm Pitch

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.

Package Designator	Tape Section	Cavity Number	<b>Cavity Status</b>	Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
FHX	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

CTL™ GTO™

Current Transfer Logic™ IntelliMAX™

DEUXPEED<sup>®</sup> ISOPLANAR™
Dual Cool™ Making Small Speakers Sound Louder

EcoSPARK® and Better™

EfficientMax™ MegaBuck™

ESBC™ MICROCOUPLER™

MicroFET™

Fairchild®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FastvCore™
FETBench™

MicroPak™
MicroPak©™
MotionMax™
mySaver™
OptoHill™
OPTOLOGIC®
PTOLOGIC®
OPTOPLANAR®

PowerTrench®
PowerXS™
Programmable

Programmable Active Droop™ QFET®

QFET<sup>®</sup> QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™

SOURCE STATE OF THE STATE OF THE SUPERSOT SUPERSO

SYSTEM GENERAL®'

TinyBoost™
TinyBuck™
TinyCalc™
TinyLogic®
TINYOPTO™

Svnc-Lock™

TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®\*

TinyPower™

SerDes"
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™

VoltagePlus™

XSTM

uSerDes™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.  The datasheet is for reference information only.

Rev. 164