# 3.3 V/5 V Programmable PLL Synthesized Clock Generator

50 MHz to 800 MHz

# NBC12430, NBC12430A

The NBC12430 and NBC12430A are general purpose, PLL based synthesized clock sources. The VCO will operate over a frequency range of 400 MHz to 800 MHz. The VCO frequency is sent to the N-output divider, where it can be configured to provide division ratios of 1, 2, 4, or 8. The VCO and output frequency can be programmed using the parallel or serial interfaces to the configuration logic. Output frequency steps of 250 kHz, 500 kHz, 1.0 MHz, 2.0 MHz can be achieved using a 16 MHz crystal, depending on the output dividers settings. The PLL loop filter is fully integrated and does not require any external components.


## Features

- Best-in-Class Output Jitter Performance, ±20 ps Peak-to-Peak
- 50 MHz to 800 MHz Programmable Differential PECL Outputs
- Fully Integrated Phase-Lock-Loop with Internal Loop Filter
- Parallel Interface for Programming Counter and Output Dividers During Powerup
- Minimal Frequency Overshoot
- Serial 3–Wire Programming Interface
- Crystal Oscillator Interface
- Operating Range:  $V_{CC}$  = 3.135 V to 5.25 V
- CMOS and TTL Compatible Control Inputs
- Pin and Function Compatible with Motorola MC12430 and MPC9230
- 0°C to 70°C Ambient Operating Temperature (NBC12430)
- -40°C to 85°C Ambient Operating Temperature (NBC12430A)
- Pb–Free Packages are Available



# **ON Semiconductor®**

www.onsemi.com



## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.




Table 1. OUTPUT DIVISION

Table 2. XTAL\_SEL And OE

N [1:0]	Output Division	
0 0	2	
0 1	4	
10	8	
11	1	

Input	0	1
XTAL_SEL	FREF_EXT	XTAL
OE	Outputs Disabled	Outputs Enabled




Figure 2. 28-Lead PLCC (Top View)




Figure 3. 32-Lead QFN (Top View)

Figure 4. 32–Lead LQFP (Top View)

The following gives a brief description of the functionality of the NBC12430 and NBC12430A Inputs and Outputs. Unless explicitly stated, all inputs are CMOS/TTL compatible with either pullup or pulldown resistors. The PECL outputs are capable of driving two series terminated 50  $\Omega$  transmission lines on the incident edge.

#### **Table 3. PIN FUNCTION DESCRIPTION**

Pin Name	Function	Description
INPUTS		
XTAL1, XTAL2	Crystal Inputs	These pins form an oscillator when connected to an external series-resonant crystal.
S_LOAD*	CMOS/TTL Serial Latch Input (Internal Pulldown Resistor)	This pin loads the configuration latches with the contents of the shift registers. The latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation.
S_DATA*	CMOS/TTL Serial Data Input (Internal Pulldown Resistor)	This pin acts as the data input to the serial configuration shift registers.
S_CLOCK*	CMOS/TTL Serial Clock Input (Internal Pulldown Resistor)	This pin serves to clock the serial configuration shift registers. Data from S_DATA is sampled on the rising edge.
P_LOAD**	CMOS/TTL Parallel Latch Input (Internal Pullup Resistor)	This pin loads the configuration latches with the contents of the parallel inputs. The latches will be transparent when this signal is LOW; therefore, the parallel data must be stable on the LOW-to-HIGH transition of P_LOAD for proper operation.
M[8:0]**	CMOS/TTL PLL Loop Divider Inputs (Internal Pullup Resistor)	These pins are used to configure the PLL loop divider. They are sampled on the LOW-to-HIGH transition of $P\_LOAD$ . M[8] is the MSB, M[0] is the LSB.
N[1:0]**	CMOS/TTL Output Divider Inputs (Internal Pullup Resistor)	These pins are used to configure the output divider modulus. They are sampled on the LOW-to-HIGH transition of $\overline{P}$ _LOAD.
OE**	CMOS/TTL Output Enable Input (Internal Pullup Resistor)	Active HIGH Output Enable. The Enable is synchronous to eliminate possibility of runt pulse generation on the ${\rm F}_{\rm OUT}$ output.
FREF_EXT*	CMOS/TTL Input (Internal Pulldown Resistor)	This pin can be used as the PLL Reference
XTAL_SEL**	CMOS/TTL Input (Internal Pullup Resistor)	This pin selects between the crystal and the FREF_EXT source for the PLL reference signal. A HIGH selects the crystal input.

#### OUTPUTS

F <sub>OUT</sub> , F <sub>OUT</sub>	PECL Differential Outputs	These differential, positive-referenced ECL signals (PECL) are the outputs of the synthesizer.
TEST	PECL Output	The function of this output is determined by the serial configuration bits T[2:0].

#### POWER

V <sub>CC</sub>	Positive Supply for the Logic	The positive supply for the internal logic and output buffer of the chip, and is connected to +3.3 V or +5.0 V.
PLL_V <sub>CC</sub>	Positive Supply for the PLL	This is the positive supply for the PLL and is connected to $+3.3$ V or $+5.0$ V.
GND	Negative Power Supply	These pins are the negative supply for the chip and are normally all connected to ground.
-	Exposed Pad for QFN-32 only	The Exposed Pad (EP) on the QFN–32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND.

When left Open, these inputs will default LOW. When left Open, these inputs will default HIGH. \*

\*\*

## Table 4. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 1 kV
Moisture Sensitivity (Note 1) PLCC LQFP QFN	Pb–Free Pkg Level 3 Level 2 Level 1
Flammability Rating Oxygen Index: 28 to 34'	UL 94 V–0 @ 0.125 in
Transistor Count	2011
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	·

1. For additional information, see Application Note <u>AND8003/D</u>.

## Table 5. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Units	
V <sub>CC</sub>	Positive Supply	GND = 0 V		6	V	
VI	Input Voltage	GND = 0 V	$V_{I} \leq V_{CC}$	6	V	
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA	
T <sub>A</sub>	Operating Temperature Range NBC12430 NBC12430A			0 to 70 -40 to +85	°C	
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C	
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	PLCC-28 PLCC-28	63.5 43.5	°C/W °C/W	
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	PLCC-28	22 to 26	°C/W	
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W °C/W	
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-32	12 to 17	°C/W	
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W °C/W	
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W	
T <sub>sol</sub>	Wave Solder Pb-Free	<3 sec @ 260°C		265	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Symbol	Characteristic		Condition	Min	Тур	Max	Unit
V <sub>IH</sub> LVCMOS/ LVTTL	Input HIGH Voltage		V <sub>CC</sub> = 3.3 V	2.0			V
V <sub>IL</sub> LVCMOS/ LVTTL	Input LOW Voltage		V <sub>CC</sub> = 3.3 V			0.8	V
I <sub>IN</sub>	Input Current					1.0	mA
V <sub>OH</sub> PECL	Output HIGH Voltage	F <sub>OUT</sub> Fout TEST	V <sub>CC</sub> = 3.3 V (Notes 2, 3)	2.155		2.405	V
V <sub>OL</sub> PECL	Output LOW Voltage	F <sub>OUT</sub> F <sub>OUT</sub> TESt	V <sub>CC</sub> = 3.3 V (Notes 2, 3)	1.355		1.605	V
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> PLL_V <sub>CC</sub>		45 17	58 25	80 30	mA mA

## Table 6. DC CHARACTERISTICS ( $V_{CC}$ = 3.3 V ± 5%, $T_A$ = 0°C to 70°C (NBC12430), $T_A$ = -40°C to 85°C (NBC12430A))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

2.  $F_{OUT}/\overline{F_{OUT}}$  and TEST output levels will vary 1:1 with V<sub>CC</sub> variation. 3.  $F_{OUT}/\overline{F_{OUT}}$  and TEST outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

## Table 7. DC CHARACTERISTICS (V<sub>CC</sub> = $5.0 \text{ V} \pm 5\%$ , T<sub>A</sub> = $0^{\circ}$ C to $70^{\circ}$ C (NBC12430), T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C (NBC12430A))

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>IH</sub> CMOS/ TTL	Input HIGH Voltage	V <sub>CC</sub> = 5.0 V	2.0			V
V <sub>IL</sub> CMOS/ TTL	Input LOW Voltage	V <sub>CC</sub> = 5.0 V			0.8	V
I <sub>IN</sub>	Input Current				1.0	mA
V <sub>OH</sub> PECL	Output HIGH Voltage F <sub>OL</sub> TES	т	3.855		4.105	V
V <sub>OL</sub> PECL	Output LOW Voltage F <sub>OL</sub> F <sub>OL</sub> TES	т	3.055		3.305	V
I <sub>CC</sub>	Power Supply Current V <sub>C</sub> PLL_V <sub>C</sub>		50 18	60 24	85 30	mA mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

4.  $F_{OUT}/\overline{F_{OUT}}$  and TEST output levels will vary 1:1 with V<sub>CC</sub> variation. 5.  $F_{OUT}/\overline{F_{OUT}}$  and TEST outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

Symbol	Character	istic	Condition	Min	Max	Unit	
F <sub>MAXI</sub>	Maximum Input Frequency	S_CLOCK XTAL Oscillator FREF_EXT (Note 8)	(Note 6)	10 10	10 20 100	MHz	
F <sub>MAXO</sub>	Maximum Output Frequenc	y VCO (Internal) F <sub>OUT</sub>		400 50	800 800	MHz	
t <sub>LOCK</sub>	Maximum PLL Lock Time				10	ms	
t <sub>jitter(pd)</sub>	Period Jitter (RMS)	(1σ)	$\begin{array}{l} 50 \text{ MHz} \leq f_{OUT} < 100 \text{ MHz} \\ 100 \text{ MHz} \leq f_{OUT} < 800 \text{ MHz} \end{array}$		8 5	ps	
t <sub>jitter(cyc-cyc)</sub>	Cycle-to-Cycle Jitter (Peak	-to-Peak) (8σ)	$\begin{array}{l} 50 \text{ MHz} \leq f_{OUT} < 100 \text{ MHz} \\ 100 \text{ MHz} \leq f_{OUT} < 800 \text{ MHz} \end{array}$		±40 ±20	ps	
t <sub>s</sub>		S_DATA to S_CLOCK S_CLOCK to S_LOAD M, N to P_LOAD		20 20 20		ns	
t <sub>h</sub>	Hold Time	S_DATA to S_CLOCK M, N to P_LOAD		20 20		ns	
tpw <sub>MIN</sub>	Minimum Pulse Width	S_LOAD P_LOAD		50 50		ns	
DCO	Output Duty Cycle			47.5	52.5	%	
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall	F <sub>OUT</sub>	20%-80%	175	425	ps	

Table 8. AC CHARACTERISTICS (V<sub>CC</sub> = 3.135 V to 5.25 V  $\pm$  5%, T<sub>A</sub> = 0°C to 70°C (NBC12430), T<sub>A</sub> = -40°C to 85°C (NBC12430A)) (Note 7)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. 10 MHz is the maximum frequency to load the feedback divide registers. S\_CLOCK can be switched at higher frequencies when used as

a test clock in TEST\_MODE 6.
F<sub>OUT</sub>/F<sub>OUT</sub> and TEST outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> – 2.0 V.
Maximum frequency on FREF\_EXT is a function of setting the appropriate M counter value for the VCO to operate within the valid range of 400 MHz ≤ f<sub>VCO</sub> ≤ 800 MHz. (See Table 11).

## FUNCTIONAL DESCRIPTION

The internal oscillator uses the external quartz crystal as the basis of its frequency reference. The output of the reference oscillator is divided by 16 before being sent to the phase detector. With a 16 MHz crystal, this provides a reference frequency of 1 MHz. Although this data sheet illustrates functionality only for a 16 MHz crystal, Table 9, any crystal in the 10–20 MHz range can be used, Table 11.

The VCO within the PLL operates over a range of 400 to 800 MHz. Its output is scaled by a divider that is configured by either the serial or parallel interfaces. The output of this loop divider is also applied to the phase detector.

The phase detector and the loop filter force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve loop lock.

The output of the VCO is also passed through an output divider before being sent to the PECL output driver. This output divider (N divider) is configured through either the serial or the parallel interfaces and can provide one of four division ratios (1, 2, 4, or 8). This divider extends the performance of the part while providing a 50% duty cycle.

The output driver is driven differentially from the output divider and is capable of driving a pair of transmission lines terminated into 50  $\Omega$  to V<sub>CC</sub>-2.0 V. The positive reference

for the output driver and the internal logic is separated from the power supply for the phase–locked loop to minimize noise induced jitter.

The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0] inputs to configure the internal counters. Normally upon system reset, the  $P\_LOAD$  input is held LOW until sometime after power becomes valid. On the LOW-to-HIGH transition of  $P\_LOAD$ , the parallel inputs are captured. The parallel interface has priority over the serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs to reduce component count in the application of the chip.

The serial interface logic is implemented with a fourteen bit shift register scheme. The register shifts once per rising edge of the S\_CLOCK input. The serial input S\_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. With P\_LOAD held high, the configuration latches will capture the value of the shift register on the HIGH-to-LOW edge of the S\_LOAD input. See the programming section for more information.

The TEST output reflects various internal node values and is controlled by the T[2:0] bits in the serial data stream. See the programming section for more information.

VCO Frequency	М.,	256	128	64	32	16	8	4	2	1
(MHz)	M <sub>Count</sub> Divisor	M8	M7	M6	M5	M4	MЗ	M2	M1	МО
400	200	0	1	1	0	0	1	0	0	0
402	201	0	1	1	0	0	1	0	0	1
404	202	0	1	1	0	0	1	0	1	0
406	203	0	1	1	0	0	1	0	1	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
794	397	1	1	0	0	0	1	1	0	1
796	398	1	1	0	0	0	1	1	1	0
798	399	1	1	0	0	0	1	1	1	1
800	400	1	1	0	0	1	0	0	0	0

#### Table 9. PROGRAMMING VCO FREQUENCY FUNCTION TABLE WITH 16 MHz CRYSTAL

#### **PROGRAMMING INTERFACE**

Programming the NBC12430 and NBC12430A is accomplished by properly configuring the internal dividers to produce the desired frequency at the outputs. The output frequency can by represented by this formula:

$$F_{OUT} = ((F_{XTAL} \text{ or } F_{REF}_{EXT}) \div 16) \times 2M \div N$$
(eq. 1)

where  $F_{XTAL}$  is the crystal frequency, M is the loop divider modulus, and N is the output divider modulus. Note that it is possible to select values of M such that the PLL is unable to achieve loop lock. To avoid this, always make sure that M is selected to be  $200 \le M \le 400$  for a 16 MHz input reference.

Assuming that a 16 MHz reference frequency is used the above equation reduces to:

 $F_{OUT} = 2M \div N$  (eq. 2)

Substituting the four values for N (1, 2, 4, 8) yields:

Table 10. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

N1	NO	N Divider	Fout	Output Frequency Range (MHz)*	F <sub>OUT</sub> Step
1	1	÷1	$M \times 2$	400-800	2 MHz
0	0	÷2	М	200-400	1 MHz
0	1	÷4	M ÷ 2	100–200	500 kHz
1	0	÷8	M ÷ 4	50–100	250 kHz

\*For crystal frequency of 16 MHz.

The user can identify the proper M and N values for the desired frequency from the above equations. The four output frequency ranges established by N are 400-800 MHz, 200-400 MHz, 100-200 MHz and 50-100 MHz, respectively. From these ranges, the user will establish the value of N required. The value of M can then be calculated based on equation 1. For example, if an output frequency of 131 MHz was desired, the following steps would be taken to identify the appropriate M and N values. 131 MHz falls within the frequency range set by an N value of 4; thus, N [1:0] = 01. For N = 4,  $F_{OUT}$  = M ÷ 2 and M = 2 x  $F_{OUT}$ . Therefore, M = 131 x 2 = 262, so M[8:0] = 100000110. Following this same procedure, a user can generate any whole frequency desired between 50 and 800 MHz. Note that for N > 2, fractional values of FOUT can be realized. The size of the programmable frequency steps (and thus, the indicator of the fractional output frequencies achievable) will be equal to  $F_{XTAL} \div 16 \div N.$ 

For input reference frequencies other than 16 MHz, see Table 11, which shows the usable VCO frequency and M divider range.

The input frequency and the selection of the feedback divider M is limited by the VCO frequency range and  $F_{\text{XTAL}}$ . M must be configured to match the VCO frequency range of 400 to 800 MHz in order to achieve stable PLL operation.

$$M_{min} = f_{VCOmin} \div 2(f_{XTAL} \div 16) \text{ and } (eq. 3)$$
  
$$M_{max} = f_{VCOmax} \div 2(f_{XTAL} \div 16) \qquad (eq. 4)$$

The value for M falls within the constraints set for PLL stability. If the value for M fell outside of the valid range, a different N value would be selected to move M in the appropriate direction.

The M and N counters can be loaded either through a parallel or serial interface. The parallel interface is controlled via the  $P_LOAD$  signal such that a LOW to HIGH transition will latch the information present on the M[8:0] and N[1:0] inputs into the M and N counters. When the P LOAD signal is LOW, the input latches will be transparent and any changes on the M[8:0] and N[1:0] inputs will affect the FOUT output pair. To use the serial port, the S CLOCK signal samples the information on the S DATA line and loads it into a 14 bit shift register. Note that the P LOAD signal must be HIGH for the serial load operation to function. The Test register is loaded with the first three bits, the N register with the next two, and the M register with the final nine bits of the data stream on the S DATA input. For each register, the most significant bit is loaded first (T2, N1, and M8). A pulse on the S LOAD pin after the shift register is fully loaded will transfer the divide values into the counters. The HIGH to LOW transition on the S LOAD input will latch the new divide values into the counters. Figures 5 and 6 illustrate the timing diagram for both a parallel and a serial load of the device synthesizer.

M[8:0] and N[1:0] are normally specified once at power-up through the parallel interface, and then possibly again through the serial interface. This approach allows the application to come up at one frequency and then change or fine-tune the clock as the ability to control the serial interface becomes available.

The TEST output provides visibility for one of the several internal nodes as determined by the T[2:0] bits in the serial configuration stream. It is not configurable through the parallel interface. The T2, T1, and T0 control bits are preset to '000' when  $\overline{P}_{\perp}$  DOAD is LOW so that the PECL  $F_{OUT}$  outputs are as jitter–free as possible. Any active signal on the TEST output pin will have detrimental affects on the jitter of the PECL output pair. In normal operations, jitter specifications are only guaranteed if the TEST output is static. The serial configuration port can be used to select one of the alternate functions for this pin.

## Table 11. FREQUENCY OPERATING RANGE

VCO Frequency (MHz) Range for a Crystal Frequency (MHz) of:						Output Frequency (MHz) for F <sub>XTAL</sub> = 16 MHz and for N =					
м	M[8:0]	10	12	14	16	18	20	÷1	÷2	÷4	÷8
160	010100000						400				
170	010101010						425				
180	010110100					405	450				
190	010111110					427.5	475				
200	011001000				400	450	500	400	200	100	50
210	011010010				420	472.5	525	420	210	105	52.5
220	011011100				440	495	550	440	220	110	55
230	011100110			402.5	460	517.5	575	460	230	115	57.5
240	011110000			420	480	540	600	480	240	120	60
250	011111010			437.5	500	562.5	625	500	250	125	62.5
260	100000100			455	520	585	650	520	260	130	65
270	100001110		405	472.5	540	607.5	675	540	270	135	67.5
280	100011000		420	490	560	630	700	560	280	140	70
290	100100010		435	507.5	580	652.5	725	580	290	145	72.5
300	100101100		450	525	600	675	750	600	300	150	75
310	100110110		465	542.5	620	697.5	775	620	310	155	77.5
320	101000000	400	480	560	640	720	800	640	320	160	80
330	101001010	412.5	495	577.5	660	742.5		660	330	165	82.5
340	101010100	425	510	595	680	765		680	340	170	85
350	101011110	437.5	525	612.5	700	787.5		700	350	175	87.5
360	101101000	450	540	630	720			720	360	180	90
370	101110010	462.5	555	647.5	740			740	370	185	92.5
380	101111100	475	570	665	760			760	380	190	95
390	110000110	487.5	585	682.5	780			780	390	195	97.5
400	110010000	500	600	700	800			800	400	200	100
410	110011010	512.5	615	717.5							
420	110100100	525	630	735							
430	110101110	537.5	645	752.5							
440	110111000	550	660	770							
450	111000010	562.5	675	787.5							
460	111001100	575	690								
470	111010110	587.5	705								
480	111100000	600	720								
490	111101010	612.5	735								
500	111110100	625	750								
510	111111110	637.5	765								

Most of the signals available on the TEST output pin are useful only for performance verification of the device itself. However, the PLL bypass mode may be of interest at the board level for functional debug. When T[2:0] is set to 110, the device is placed in PLL bypass mode. In this mode the S CLOCK input is fed directly into the M and N dividers. The N divider drives the FOUT differential pair and the M counter drives the TEST output pin. In this mode the S CLOCK input could be used for low speed board level functional test or debug. Bypassing the PLL and driving FOUT directly gives the user more control on the test clocks sent through the clock tree. Figure 7 shows the functional setup of the PLL bypass mode. Because the S CLOCK is a CMOS level the input frequency is limited to 250 MHz or less. This means the fastest the FOUT pin can be toggled via the S CLOCK is 250 MHz as the minimum divide ratio of the N counter is 1. Note that the M counter output on the TEST output will not be a 50% duty cycle due to the way the divider is implemented.

Table 12.






Figure 5. Parallel Interface Timing Diagram








PLOAD acts as reset for test pin latch. When latch reset, T2 data is shifted out TEST pin.

Figure 7. Serial Test Clock Block Diagram

#### **APPLICATIONS INFORMATION**

#### Using the On–Board Crystal Oscillator

The NBC12430 and NBC12430A feature a fully integrated on-board crystal oscillator to minimize system implementation costs. The oscillator is a series resonant, multivibrator type design as opposed to the more common parallel resonant oscillator design. The series resonant design provides better stability and eliminates the need for large load capacitors per Figure 8 (do not use crystal load caps). The oscillator is totally self contained so that the only external component required is the crystal. As the oscillator is somewhat sensitive to loading on its inputs, the user is advised to mount the crystal as close to the device as possible to avoid any board level parasitics. To facilitate co-location, surface mount crystals are recommended, but not required. Because the series resonant design is affected by capacitive loading on the crystal terminals, loading variation introduced by crystals from different vendors could be a potential issue. For crystals with a higher shunt capacitance, it may be required to place a resistance, optional R<sub>shunt</sub>, across the terminals to suppress the third harmonic. Although typically not required, it is a good idea to layout the PCB with the provision of adding this external resistor. The resistor value will typically be between 500  $\Omega$  and 1 k $\Omega$ .



The oscillator circuit is a series resonant circuit and thus, for optimum performance, a series resonant crystal should be used. Unfortunately, most crystals are characterized in a parallel resonant mode. Fortunately, there is no physical difference between a series resonant and a parallel resonant crystal. The difference is purely in the way the devices are characterized. As a result, a parallel resonant crystal can be used with the device with only a minor error in the desired frequency. A parallel resonant mode crystal used in a series resonant circuit will exhibit a frequency of oscillation a few hundred ppm lower than specified (a few hundred ppm translates to kHz inaccuracies). In a general computer application, this level of inaccuracy is immaterial. Table 13 below specifies the performance requirements of the crystals to be used with the device.

#### Table 13. CRYSTAL SPECIFICATIONS

Parameter	Value
Crystal Cut	Fundamental AT Cut
Resonance	Series Resonance*
Frequency Tolerance	±75 ppm at 25°C
Frequency/Temperature Stability	$\pm 150$ ppm 0 to $70^\circ C$
Operating Range	0 to 70°C
Shunt Capacitance	5–7 pF
Equivalent Series Resistance (ESR)	50 to 80 Ω
Correlation Drive Level	100 μW
Aging	5 ppm/Yr (First 3 Years)

\* See accompanying text for series versus parallel resonant discussion.

#### **Power Supply Filtering**

NBC12430 and NBC12430A are mixed The analog/digital product and as such, it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The NBC12430 and NBC12430A provide separate power supplies for the digital circuitry (V<sub>CC</sub>) and the internal PLL (PLL V<sub>CC</sub>) of the device. The purpose of this design technique is to try and isolate the high switching noise of the digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board, this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simplest form of isolation is a power supply filter on the PLL\_V<sub>CC</sub> pin for the NBC12430 and NBC12430A.

Figure 9 illustrates a typical power supply filter scheme. The NBC12430 and NBC12430A are most susceptible to noise with spectral content in the 1 KHz to 1 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V<sub>CC</sub> supply and the PLL V<sub>CC</sub> pin of the NBC12430 and NBC12430A . From the data sheet, the PLL  $V_{CC}$  current (the current sourced through the PLL  $V_{CC}$  pin) is typically 24 mA (30 mA maximum). Assuming that a minimum of 2.8 V must be maintained on the PLL\_V<sub>CC</sub> pin, very little DC voltage drop can be tolerated when a  $3.3 \text{ V} \text{ V}_{\text{CC}}$  supply is used. The resistor shown in Figure 9 must have a resistance of 10–15  $\Omega$  to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the

series resonant point of an individual capacitor, it's overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.





Figure 9. Power Supply Filter

A higher level of attenuation can be achieved by replacing the resistor with an appropriate valued inductor. Figure 9 shows a 1000  $\mu$ H choke. This value choke will show a significant impedance at 10 KHz frequencies and above. Because of the current draw and the voltage that must be maintained on the PLL\_V<sub>CC</sub> pin, a low DC resistance inductor is required (less than 15  $\Omega$ ). Generally, the resistor/capacitor filter will be cheaper, easier to implement, and provide an adequate level of supply filtering.

The NBC12430 and NBC12430A provide sub-nanosecond output edge rates and therefore a good power supply bypassing scheme is a must. Figure 10 shows a representative board layout for the NBC12430 and NBC12430A. There exists many different potential board layouts and the one pictured is but one. The important aspect of the layout in Figure 10 is the low impedance connections between V<sub>CC</sub> and GND for the bypass capacitors. Combining good quality general purpose chip capacitors with good PCB layout techniques will produce effective capacitor resonances at frequencies adequate to supply the instantaneous switching current for the device outputs. It is imperative that low inductance chip capacitors are used. It is equally important that the board layout not introduce any of the inductance saved by using the leadless capacitors. Thin interconnect traces between the capacitor and the power plane should be avoided and multiple large vias should be used to tie the capacitors to the buried power planes. Fat interconnect and large vias will help to minimize layout induced inductance and thus maximize the series resonant point of the bypass capacitors.




Note the dotted lines circling the crystal oscillator connection to the device. The oscillator is a series resonant circuit and the voltage amplitude across the crystal is relatively small. It is imperative that no actively switching signals cross under the crystal as crosstalk energy coupled to these lines could significantly impact the jitter of the device. Special attention should be paid to the layout of the crystal to ensure a stable, jitter free interface between the crystal and the on-board oscillator. Note the provisions for placing a resistor across the crystal oscillator terminals as discussed in the crystal oscillator section of this data sheet.

Although the NBC12430 and NBC12430A have several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL), there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter and bypass schemes discussed in this section should be adequate to eliminate power supply noise–related problems in most designs.

#### Jitter Performance

Jitter is a common parameter associated with clock generation and distribution. Clock jitter can be defined as the deviation in a clock's output transition from its ideal position.

**Cycle-to-Cycle Jitter** (short-term) is the period variation between two adjacent cycles over a defined number of observed cycles. The number of cycles observed is application dependent but the JEDEC specification is 1000 cycles.



Peak-to-Peak Jitter is the difference between the highest and lowest acquired value and is represented as the width of the Gaussian base.




Figure 12. Peak-to-Peak Jitter

There are different ways to measure jitter and often they are confused with one another. The typical method of measuring jitter is to look at the timing signal with an oscilloscope and observe the variations in period-to-period or cycle-to-cycle. If the scope is set up to trigger on every rising or falling edge, set to infinite persistence mode and allowed to trace sufficient cycles, it is possible to determine the maximum and minimum periods of the timing signal. Digital scopes can accumulate a large number of cycles, create a histogram of the edge placements and record peak-to-peak as well as standard deviations of the jitter. Care must be taken that the measured edge is the edge immediately following the trigger edge. These scopes can also store a finite number of period durations and post-processing software can analyze the data to find the maximum and minimum periods.

Recent hardware and software developments have resulted in advanced jitter measurement techniques. The Tektronix TDS-series oscilloscopes have superb jitter analysis capabilities on non-contiguous clocks with their histogram and statistics capabilities. The Tektronix TDSJIT2/3 Jitter Analysis software provides many key timing parameter measurements and will extend that capability by making jitter measurements on contiguous clock and data cycles from single-shot acquisitions.


M1 by Amherst was used as well and both test methods correlated.


This test process can be correlated to earlier test methods and is more accurate. All of the jitter data reported on the NBC12430 and NBC12430A was collected in this manner. Figure 14 shows the jitter as a function of the output frequency. The graph shows that for output frequencies from 50 to 800 MHz the jitter falls within the  $\pm 20 \text{ ps}$ peak-to-peak specification. The general trend is that as the output frequency is increased, the output edge jitter will decrease.

Figure 13 illustrates the RMS jitter performance of the NBC12430 and NBC12430A across its specified VCO frequency range. Note that the jitter is a function of both the output frequency as well as the VCO frequency. However, the VCO frequency shows a much stronger dependence. The data presented has not been compensated for trigger jitter.


Long-Term Period Jitter is the maximum jitter observed at the end of a period's edge when compared to the position of the perfect reference clock's edge and is specified by the number of cycles over which the jitter is measured. The number of cycles used to look for the maximum jitter varies by application but the JEDEC spec is 10,000 observed cycles.

The NBC12430 and NBC12430A exhibit long term and cycle-to-cycle jitter, which rivals that of SAW based oscillators. This jitter performance comes with the added flexibility associated with a synthesizer over a fixed frequency oscillator. The jitter data presented should provide users with enough information to determine the effect on their overall timing budget. The jitter performance meets the needs of most system designs while adding the flexibility of frequency margining and field upgrades. These features are not available with a fixed frequency SAW oscillator.
























Figure 19. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020</u> – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NBC12430FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel
NBC12430FNG	PLCC-28 (Pb-Free)	37 Units / Tube
NBC12430FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel
NBC12430AFNG	PLCC-28 (Pb-Free)	37 Units / Tube
NBC12430AMNG	QFN-32 (Pb-Free)	74 Units / Tube

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.


#### **Resource Reference of Application Notes**

AN1405/D –	ECL	Clock	Distribution	Techniques
------------	-----	-------	--------------	------------

- AN1406/D Designing with PECL (ECL at +5.0 V)
- AN1503/D ECLinPS™ I/O SPiCE Modeling Kit
- AN1504/D Metastability and the ECLinPS Family
- AN1568/D Interfacing Between LVDS and ECL
- AN1672/D The ECL Translator Guide
- AND8001/D Odd Number Counters Design
- AND8002/D Marking and Date Codes
- AND8020/D Termination of ECL Logic Devices
- AND8066/D Interfacing with ECLinPS
- AND8090/D AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

DESCRIPTION:

rights of others.


QFN32 5x5 0.5P

PAGE 1 OF 1



LQFP-32, 7x7 CASE 561AB-01 ISSUE O

DATE 19 JUN 2008



DOCUMENT NUMBER:	BAON30893E         Electronic versions are uncontrolled except when accessed directly from the Document Repository.           Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	32 LEAD LQFP, 7X7		PAGE 1 OF 1			
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales