


Vishay Siliconix

N- and P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY						
	V _{DS}	R _{DS(on)} (Ω)	I _D (A) ^a	Qg		
		0.039 at V _{GS} = 4.5 V	6			
N-Channel	20	0.045 at V _{GS} = 2.5 V	6	6 nc		
		0.055 at V _{GS} = 1.8 V	6			
		0.072 at V _{GS} = - 4.5 V	- 6			
P-Channel	- 20	0.100 at V _{GS} = - 2.5 V	- 6	5.5 nc		
		0.131 at V _{GS} = - 18 V	- 6			




FEATURES

- Halogen-free
- TrenchFET[®] Power MOSFETs
- New Thermally Enhanced PowerPAK[®] ChipFET[®] Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile

APPLICATIONS

Complementary MOSFET for Portable Devices - Ideal for Buck-Boost Circuits



ABSOLUTE MAXIMUM RATINGS T_A = 25 °C, unless otherwise noted Symbol N-Channel P-Channel Unit Parameter **Drain-Source Voltage** V_{DS} 20 - 20 ٧ V_{GS} Gate-Source Voltage ± 8 T_C = 25 °C 6^a - 6^a T_C = 70 °C 6^a - 6^a Continuous Drain Current (T_J = 150 °C) I_D T_A = 25 °C 7.2^{b, c} - 4.6^{b, c} T_A = 70 °C 5.8^{b, c} - 3.7^{b, c} Α Pulsed Drain Current IDM - 15 20 T_C = 25 °C 6.9 - 6.9 Source-Drain Current Diode Current IS T_A = 25 °C 1.9^{b, c} - 1.9^{b, c} T_C = 25 °C 8.3 8.3 T_C = 70 °C 5.3 5.3 Maximum Power Dissipation P_D w T_A = 25 °C 2.3^{b, c} 2.3^{b, c} T_A = 70 °C 1.5^{b, c} 1.5^{b, c} T_J, T_{stg} Operating Junction and Storage Temperature Range - 55 to 150 °C Soldering Recommendations (Peak Temperature)^{d, e} 260

THERMAL RESISTANCE RATINGS									
		N-Channel		P-Channel					
Parameter	Symbol	Тур.	Max.	Тур.	Max.	Unit			
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	45	55	45	55	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	12	15	12	15	0/10		

Notes: a. Based on T_C = 25 °C.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 5 s.

d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Maximum under Steady State conditions is 105 °C/W for both channels.

RoHS

COMPLIANT

Vishay Siliconix



PECIFICATIONS T _J = 25 °C, unless otherwise noted urameter Symbol Test Conditions				Min.	Typ. ^a	Max.	Unit	
Static	Cymbol	rest conditions		тур.	Iviax.			
		V _{GS} = 0 V, I _D = 1 mA N-Ch		20				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = -1 mA$	P-Ch	- 20			- v	
		I _D = 250 μA	N-Ch		17		+	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = - 250 μA	P-Ch		- 20		mV/°C	
		I _D = 250 μA	N-Ch		- 2.6			
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = - 250 μA	P-Ch		2.4			
		V _{DS} = V _{GS} , I _D = 250 μA	N-Ch	0.4		1	V	
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = - 250 μA	P-Ch	- 0.4		- 1		
Cata Darty Laskana	1		N-Ch			100	<u> </u>	
Gate-Body Leakage	I _{GSS}	$v_{\rm DS} = 0$ V, $v_{\rm GS} = \pm 8$ V	$V_{DS} = 0 V, V_{GS} = \pm 8 V$ P-Ch			- 100	nA	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch			1	μA	
Zara Cata Valtaga Drain Current	1	$V_{DS} = -20 V, V_{GS} = 0 V$	P-Ch			- 1		
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	N-Ch			10		
		$V_{DS} = -20 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 55 ^{\circ}\text{C}$	P-Ch			- 10		
		$V_{DS} \le 5$ V, $V_{GS} = 4.5$ V	N-Ch	20			^	
On-State Drain Current ^b	I _{D(on)}	V_{DS} \leq - 5 V, V_{GS} = - 4.5 V	P-Ch	- 15			- A	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.4 \text{ A}$	N-Ch		0.032	0.039		
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -3.3 \text{ A}$	P-Ch		0.060	0.072		
		$V_{GS} = 2.5 \text{ V}, \text{ I}_{D} = 4.1 \text{ A}$	N-Ch		0.037	0.045	Ω	
Drain-Source On-State Resistance ^D		V _{GS} = - 2.5 V, I _D = - 2.8 A	P-Ch		0.083	0.100		
		V _{GS} = 1.8 V, I _D = 1.8 A	N-Ch		0.0455	0.055		
		V _{GS} = - 1.8 V, I _D = - 0.76 A	P-Ch		0.108	0.131		
b		V _{DS} = 10 V, I _D = 4.4 A N-			22			
Forward Transconductance ^b	9 _{fs}	V _{DS} = - 10 V, I _D = - 3.3 A	P-Ch		9		s	
Dynamic ^a	1							
Input Canaditanaa			N-Ch		520			
Input Capacitance	C _{iss}	N-Channel V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz	P-Ch		455		- pF	
Output Capacitance	C _{oss}	$v_{\rm DS} = 10 v, v_{\rm GS} = 0 v, r = 1 w_{\rm H12}$	N-Ch		100			
	COSS	P-Channel	P-Ch		105			
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = -10 V$, $V_{GS} = 0 V$, f = 1 MHz	N-Ch		60			
· · · · · · · · · · · · · · · · · · ·			P-Ch		65			
		$V_{DS} = 10 \text{ V}, V_{GS} = 8 \text{ V}, I_D = 4.4 \text{ A}$	N-Ch		10.5	16	_	
Total Gate Charge	Q _g Q _{gs}	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -8 \text{ V}, \text{ I}_{D} = -4.6 \text{ A}$	P-Ch		9.1	14	nC	
		N-Channel	N-Ch P-Ch		6 5.5	9 8.5		
		$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.4 \text{ A}$	N-Ch		0.91	0.0		
Gate-Source Charge			P-Ch		0.31			
	Q _{gd}	P-Channel V _{DS} = - 10 V, V _{GS} = - 4.5 V, I _D = - 1.8 A			0.7			
Gate-Drain Charge			P-Ch		1.5			
Gate Resistance	Rg	f = 1 MHz	N-Ch		1.9		Ω	
Gale Hesisiance	l 'g		P-Ch		8			



Vishay Siliconix

Parameter	r Symbol Test Conditions			Min.	Typ. ^a	Max.	Unit
Dynamic ^a	-	·					
Turn-On Delay Time	t _{d(on)}	NiChannal	N-Ch		20	30	
· · · · · · · · · · · · · · · · · · ·	⁴ (01)	N-Channel V _{DD} = 10 V, R _L = 2.8 Ω	P-Ch		8	15	ns
Rise Time	tr	$I_D \cong 3.6 \text{ A}, V_{\text{GEN}} = 4.5 \text{ V}, R_q = 1 \Omega$	N-Ch		65	100	
	-		P-Ch		35	55	
Turn-Off Delay Time	t _{d(off)}	P-Channel	N-Ch		40	60	
-	-()	$V_{DD} = -10 \text{ V}, \text{ R}_{L} = 2.7 \Omega$	P-Ch		40	60	
Fall Time	t _f	$I_D\cong$ - 3.7 A, V_{GEN} = - 4.5 V, R_g = 1 Ω	N-Ch		10	15	
			P-Ch		55	85	
Turn-On Delay Time	t _{d(on)}	N-Channel	N-Ch P-Ch		5 5	10 10	
		$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2.8 \Omega$	N-Ch		5 12	20	
Rise Time	t _r	$I_D \cong 3.6 \text{ A}, \text{ V}_{\text{GEN}} = 8 \text{ V}, \text{ R}_g = 1 \Omega$	P-Ch		12	20	
			N-Ch		26	40	
Turn-Off Delay Time	t _{d(off)}	P-Channel V _{DD} = - 10 V, R _L = 2.7 Ω	P-Ch		30	45	
	t _f	$I_{D} \cong -3.7 \text{ A}, V_{GEN} = -8 \text{ V}, R_{g} = 1 \Omega$	N-Ch		8	15	
Fall Time		D = 0.074, 0 GEN = 0.04, 0 GEN = 1.32	P-Ch		45	70	
Drain-Source Body Diode Characteris	tics	1	II				
Continuous Source-Drain Diode	1.	T _C = 25 °C	N-Ch			6.9	A
Current	I _S	1 _C = 25 0	P-Ch			- 6.9	
Pulse Diode Forward Current ^a	I _{SM}		N-Ch			20	
Pulse Diode Forward Current*	'SM		P-Ch			- 15	
Body Diode Voltage	V _{SD}	$I_{S} = 1.2 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.8	1.2	v
Body Diode voltage	VSD	I _S = - 1.0 A, V _{GS} = 0 V	P-Ch		- 0.8	- 1.2	
Rody Diada Dayaraa Daaayary Tima	+		N-Ch		45	70	- ns
Body Diode Reverse Recovery Time	t _{rr}		P-Ch		30	60	
Body Diode Reverse Recovery Charge	e Q _{rr}	N-Channel I _F = 1.2 A, dl/dt = 100 A/μs, T _J = 25 °C	N-Ch		21	32	- nC
body blode neverse necovery Unarge		$F = 1.2 \text{ A}, \text{ u/ul} = 100 \text{ A/} \mu\text{s}, \text{ I} \text{ J} = 25 \text{ C}$	P-Ch		15	30	
Reverse Recovery Fall Time	t _a	P-Channel	N-Ch		29		- ns
	'a	$I_F = -1 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^\circ\text{C}$	P-Ch		11		
Reverse Recovery Rise Time	t _b		N-Ch		16		
	ď		P-Ch		19		

Notes:

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

VISHAY

Vishay Siliconix

N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





1.0

0.8

0.6

- 50

- 25

0

25

50

T_J - Junction Temperature (°C)

On-Resistance vs. Junction Temperature

75


100

150

125




N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.







Vishay Siliconix


P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted















P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Vishay Siliconix

P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73529.

VISHAY


Si5517DU


Vishay Siliconix

VISHAY www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Case Outline










Side view of single







Backside view of single pad



DIM		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
e	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
К	0.25	-	-	0.010	-	-	
K1	0.30	-	-	0.012	-	-	
K2	0.20	-	-	0.008	-	-	
K3	0.20	-	-	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	
C14-0630-Rev. E, DWG: 5940	21-Jul-14						

Note

• Millimeters will govern

Revision: 21-Jul-14


For technical questions, contact: pmostechsupport@vishay.com

1

Vishay Siliconix



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.