# intd.

# **Intel® 810E Chipset: 82810E Graphics and Memory Controller Hub (GMCH)**

**Datasheet** 

*September 2000* 

Order Number: 290676-002

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel<sup>®</sup> 810E chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

I<sup>2</sup>C is a 2-wire communications bus/protocol developed by Philips. SMBus is a subset of the I<sup>2</sup>C bus/protocol and was developed by Intel. Implementations of the I<sup>2</sup>C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Alert on LAN is a result of the Intel-IBM Advanced Manageability Alliance and a trademark of IBM

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation

www.intel.com

or call 1-800-548-4725

\*Third-party brands and names are the property of their respective owners.

Copyright © Intel Corporation 2000

# *Contents*



# intel





 $5.$ 

6.

# intel

## **Figures**



#### **Tables**



## **Revision History**



# **Intel® 82810E GMCH**

#### **Product Features**

- Processor/Host Bus Support
	- Optimized for the Intel® Pentium® II processor, Intel<sup>®</sup> Pentium® III processor, and Intel<sup>®</sup> Celeron<sup>TM</sup> processor
	- Supports processor 370-Pin Socket and SC242 connectors
	- Supports 32-Bit System Bus Addressing
	- 4 deep in-order queue; 4 or 1 deep request queue
	- Supports Uni-processor systems only
	- In-order and Dynamic Deferred Transaction Support
	- 66/100/133 MHz System Bus Frequency
	- AGTL+ I/O Buffer
- Integrated DRAM Controller
	- $-$  8 MB to 256 MB using 16Mb/64Mb technology (512 MB using 128Mb technology)
	- Supports up to 2 double sided DIMM modules
	- 64-bit data interface
	- $-100$  MHz system memory bus frequency
	- Support for Asymmetrical DRAM addressing only
	- Support for x8, x16 and x32 DRAM device width
	- Refresh Mechanism: CBR ONLY supported
	- Enhanced Open page Arbitration SDRAM paging scheme
	- -Suspend to RAM support
- Integrated Graphics Controller
	- 3D Hyper Pipelined Architecture
		- - Parallel Data Processing (PDP)
		- Precise Pixel Interpolation (PPI)
	- Full 2D H/W Acceleration
	- Motion Video Acceleration
- 3D Graphics Visual Enhancements
	- Flat & Gouraud Shading
	- Mip Maps with Bilinear and Anisotropic Filtering
	- Fogging Atmospheric Effects
	- Z Buffering
	- 3D Pipe 2D Clipping
	- Backface Culling
- 3D Graphics Texturing Enhancements
	- Per Pixel Perspective Correction Texture Mapping
	- Texture Compositing
	- Texture Color Keying/Chroma Keying
- **Digital Video Output** 
	- 85 MHz Flat Panel Monitor Interface Or Digital Video Output for use with a external TV encoder
- **Display** 
	- Integrated 24-bit 230 MHz RAMDAC
	- Gamma Corrected Video
	- -DDC2B Compliant
- 2D Graphics
	- Up to 1600x1200 in 8-bit Color at 75 Hz Refresh
	- Hardware Accelerated Functions
	- 3 Operand Raster BitBLTs
		- 64x64x3 Color Transparent Cursor
- Arithmetic Stretch Blitter Video
	- H/W Motion Compensation Assistance for S/W MPEG2 Decode
	- -Software DVD at 30 fps
	- Digital Video Out Port
	- NTSC and PAL TV Out Support
	- H/W Overlay Engine with Bilinear Filtering
	- Independent gamma correction, saturation, brightness & contrast for overlay
- **Integrated Graphics Memory Controller** — Intel<sup>®</sup> D.V.M. Technology
- **Display Cache Interface** 
	- 32-bit data interface
	- $-$  100/133 MHz SDRAM interface
	- Support for 1Mx16, (4 MB Only)
- Arbitration Scheme and Concurrency
	- Centralized Arbitration Model for Optimum Concurrency Support
	- Concurrent operations of processor and system busses supported via dedicated arbitration and data buffering
- Data Buffering
	- Distributed Data Buffering Model for optimum concurrency
	- DRAM Write Buffer with read-around-write capability
	- Dedicated processor -DRAM, hub interface-DRAM and Graphics-DRAM Read Buffers
- **Power Management Functions** 
	- SMRAM space remapping to A0000h (128 KB)
	- Optional Extended SMRAM space above 256 MB, additional 512K/1MB TSEG from Top of Memory, cacheable
	- Stop Clock Grant and Halt special cycle translation from the host to the hub interface
	- ACPI Compliant power management
	- APIC Buffer Management
	- $-$  SMI, SCI, and SERR error indication
- Supporting I/O Bridge
- 241 Pin BGA I/O Controller Hub ICH
- Packaging/Power
- 421 BGA
- 1.8V core with 3.3V CMOS I/O

**GMCH Simplified Block Diagram**



# int<sub>el</sub>

This page is intentionally left blank.

#### <span id="page-10-0"></span>**Inte R**

# *1. Overview*

The Intel® 810E chipset is a high-integration chipset designed for the basic graphics/multimedia PC platform. The chipset consists of a Graphics and Memory Controller Hub (GMCH) Host Bridge and an I/O Controller Hub (ICH) Bridge for the I/O subsystem. The GMCH integrates a system memory DRAM controller that supports a 64-bit 100 MHz DRAM array. The DRAM controller is optimized for maximum efficiency.

The 82810E integrates a Display Cache DRAM controller that supports a 4 MB, 32-bit 100/133 MHz DRAM array for enhanced 2D and 3D performance.

*Note:* In this document the term "GMCH" refers to the 82810E, unless otherwise specified.

The Intel<sup>®</sup> 810E chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

### **1.1. The Intel® 810E Chipset System**

The Intel<sup>®</sup> 810E Chipset uses a hub architecture with the GMCH as the host bridge hub and the 82801AA I/O Controller Hub (ICH) as the I/O hub. The ICH is a highly integrated multifunctional I/O Controller Hub that provides the interface to the PCI Bus and integrates many of the functions needed in today's PC platforms. The GMCH and ICH communicate over a dedicated hub interface.

82801AA (ICH) functions and capabilities include:

- PCI Rev 2.2 compliant with support for 33 MHz PCI operations
- ICH supports up to 6 Req/Gnt pairs (PCI Slots)
- Power Management Logic Support
- Enhanced DMA Controller, Interrupt Controller & Timer Functions
- Integrated IDE controller; ICH supports Ultra ATA/66
- USB host interface with support for 2 USB ports
- System Management Bus (SMBus) compatible with most  $I<sup>2</sup>C$  devices
- AC'97 2.1 Compliant Link for Audio and Telephony CODECs
- Low Pin Count (LPC) interface
- Firmware Hub (FWH) interface support
- Alert On LAN\*

[Figure 1](#page-11-0) shows a block diagram of a typical platform based on the Intel® 810E Chipset. The GMCH supports processor bus frequencies of 66/100/133 MHz.





#### <span id="page-11-0"></span>**Figure 1. Intel® 810E Chipset System Block Diagram With Intel 82810E GMCH and ICH**

#### <span id="page-12-0"></span>**intal R**

#### **1.2. GMCH Overview**

Figure 2 is a block diagram of the GMCH illustrating the various interfaces and integrated components of the GMCH chip. The GMCH functions and capabilities include:

- Support for a single processor configuration
- 64-bit AGTL+ based System Bus Interface at 66 MHz / 100 MHz / 133 MHz
- 32-bit Host Address Support
- 64-bit System Memory Interface with optimized support for SDRAM at 100 MHz
- Integrated 2D and 3D Graphics Engines
- Integrated H/W Motion Compensation Engine
- Integrated 230 MHz DAC
- Integrated Digital Video Out Port
- 4 MB Display Cache

#### **Figure 2. GMCH Block Diagram**



#### <span id="page-13-0"></span>**1.3. Host Interface**

The host interface of the GMCH is optimized to support the Intel® Pentium® III processor, Intel<sup>®</sup> Pentium<sup>®</sup> II processor, and Intel<sup>®</sup> Celeron<sup>TM</sup> processor. The GMCH implements the host address, control, and data bus interfaces within a single device. The GMCH supports a 4-deep in-order queue (i.e., supports pipelining of up to 4 outstanding transaction requests on the host bus) . Host bus addresses are decoded by the GMCH for accesses to system memory, PCI memory and PCI I/O (via hub interface), PCI configuration space and Graphics memory. The GMCH takes advantage of the pipelined addressing capability of the processor to improve the overall system performance.

The GMCH supports the 370-pin socket and SC242 processor connectors.

- **370-pin socket** (PGA370). The zero insertion force (ZIF) socket that a processor in the PPGA package will use to interface with a system board.
- **SC242**—242-contact slot connector. A processor in a Single-Edge Processor Package (SEPP) or Single-Edge Contact Cartidge (SECC and SECC2) use this connector to interface with a system board.

#### **1.4. System Memory Interface**

The GMCH integrates a system memory DRAM controller that supports a 64-bit 100 MHz DRAM array. The DRAM type supported is industry standard Synchronous DRAM (SDRAM). The DRAM controller interface is fully configurable through a set of control registers. Complete descriptions of these registers are given in the Chapter [3,](#page-24-0) "*Configuration Registers"*.

The GMCH supports industry standard 64-bit wide DIMM modules with SDRAM devices. The twelve multiplexed address lines, SMAA[11:0], along with the two bank select lines, SBS[1:0], allow the GMCH to support 2M, 4M, 8M, and 16M x64 DIMMs. Only asymmetric addressing is supported. The GMCH has four SCS# lines, enabling the support of up to four 64-bit rows of DRAM. The GMCH targets SDRAM with CL2 and CL3 and supports both single and double-sided DIMMs. Additionally, the GMCH also provides a seven deep refresh queue. The GMCH can be configured to keep multiple pages open within the memory array, pages can be kept open in any one row of memory.

SCKE[1:0] is used in configurations requiring powerdown mode for the SDRAM.

#### **1.5. Display Cache Interface**

The 82810E GMCH supports a Display Cache DRAM controller with a 32-bit 100/133 MHz DRAM array. The DRAM type supported is industry standard Synchronous DRAM (SDRAM) like that of the system memory. The local memory DRAM controller interface is fully configurable through a set of control registers. Complete descriptions of these registers are given in Chapter [3,](#page-24-0) "*Configuration Registers"*.

#### **1.6. Hub Interface**

The hub interface is a private interconnect between the GMCH and the ICH.

### <span id="page-14-0"></span>**1.7. GMCH Graphics Support**

The Graphics and Memory Controller Hub (GMCH) includes a highly integrated graphics accelerator. Its architecture consists of dedicated multi-media engines executing in parallel to deliver high performance 3D, 2D and motion compensation video capabilities. The 3D and 2D engines are managed by a 3D/2D pipeline preprocessor allowing a sustained flow of graphics data to be rendered and displayed. The deeply pipelined 3D accelerator engine provides 3D graphics quality and performance via per-pixel 3D rendering and parallel data paths that allow each pipeline stage to simultaneously operate on different primitives or portions of the same primitive. The GMCH graphics accelerator engine supports perspective-correct texture mapping, bilinear and anisotropic Mip-Mapping, Gouraud shading, alphablending, fogging and Z-buffering. A rich set of 3D instructions permit these features to be independently enabled or disabled.

For the 82810E, a Display Cache (DC) can be used for Z-buffers (Textures and display buffer are located in system memory). If the display cache is not used, the Z-buffer is located in system memory.

The GMCH integrated graphics accelerator's 2D capabilities include BLT and arithmetic STRBLT engines, a hardware cursor and an extensive set of 2D registers and instructions. The high performance 64-bit BitBLT engine provides hardware acceleration for many common Windows operations.

In addition to its 2D/3D capabilities, the GMCH integrated graphics accelerator also supports full MPEG-2 motion compensation for software-assisted DVD video playback, a VESA DDC2B compliant display interface and a digital video out port that may support (via an external video encoder) NTSC and PAL broadcast standards.

#### **1.7.1. Display, Digital Video Out, and LCD/Flat Panel**

The GMCH provides interfaces to a standard progressive scan monitor, TV-Out device, and LCD/Flat Panel transmitter.

- The GMCH directly drives a standard progressive scan monitor up to a resolution of 1600x1200.
- The GMCH provides a Digital Video Out interface to connect an external device to drive an autodetection of 1024x768 non-scalar DDP digital Flat Panel with appropriate EDID 1.x data. The interface has 1.8V signaling to allow it to operate at higher frequencies. This interface can also connect to a 1.8V TV-Out encoder.

#### <span id="page-15-0"></span>**1.8. System Clocking**

The GMCH has a new type of clocking architecture. It has integrated SDRAM buffers that always run at 100 MHz, regardless of system bus frequency. The system bus frequency is selectable between 66 MHz, 100 MHz, or 133 MHz. The GMCH uses a copy of the USB clock as the DOT Clock input for the graphics pixel clock PLL.

#### **1.9. References**

- *Intel<sup>®</sup> 810E Chipset* Design Guide. Contact your field sales representative.
- PC '99: Contact www.microsoft.com/hwdev
- AGTL+ I/O Specification: Contained in the *Intel<sup>®</sup> Pentium<sup>®</sup> II Processor* Databook
- *PCI Local bus Specification 2.2*: Contact www.pcisig.com
- *Intel<sup>®</sup> 82801AA (ICH) I/O Controller Hub* Datasheet

# <span id="page-16-0"></span>*2. Signal Description*

This section provides a detailed description of the GMCH signals. The signals are arranged in functional groups according to their associated interface. The states of all of the signals during reset are provided in the System Reset section.

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name the signal is asserted when at the high voltage level.

The following notations are used to describe the signal type:

- **I** Input pin
- **O** Output pin
- **I/OD** Input / Open Drain Output pin. This pin requires a pullup to the VCC of the processor core
- **I/O** Bi-directional Input/Output pin

The signal description also includes the type of buffer used for the particular signal:

- **AGTL+** Open Drain AGTL+ interface signal. Refer to the AGTL+ I/O Specification for complete details
- **CMOS** The CMOS buffers are Low Voltage TTL compatible signals. These are 3.3V only.
- **LVTTL** Low Voltage TTL compatible signals. There are 3.3V only.
- 1.8V 1.8V signals for the digital video interface

**Analog** Analog CRT Signals

Note that the processor address and data bus signals (Host Interface) are logically inverted signals (i.e., the actual values are inverted of what appears on the processor bus). This must be taken into account and the addresses and data bus signals must be inverted inside the GMCH. All processor control signals follow normal convention. A 0 indicates an active level (low voltage) if the signal is followed by # symbol and a 1 indicates an active level (high voltage) if the signal has no # suffix.

## <span id="page-17-0"></span>**2.1. Host Interface Signals**



<span id="page-18-0"></span>

## **2.2. System Memory Interface Signals**



## <span id="page-19-0"></span>**2.3. Display Cache Interface Signals**



## **2.4. Hub Interface Signals**



## <span id="page-20-0"></span>**2.5. Display Interface Signals**



## <span id="page-21-0"></span>**2.6. Digital Video Output Signals/TV-Out Pins**



### <span id="page-22-0"></span>**2.7. Power Signals**



### **2.8. Clock Signals**



#### <span id="page-23-0"></span>**2.9. Miscellaneous Interface Signals**



#### **2.10. Power-Up/Reset Strap Options**

Table 1 list power-up options that are loaded into the 82810E GMCH during cold reset.

#### **Table 1. Power Up Options**



#### **Table 2. Host Frequency Strappings**



# <span id="page-24-0"></span>*3. Configuration Registers*

This section describes the following register sets:

- PCI Configuration Registers . The GMCH contains PCI configuration registers for Device 0 (Hosthub interface Bridge/DRAM Controller) and Device 1 (GMCH internal graphics device).
- Display Cache Interface Registers. This register set is used for configuration of the Display Cache (DC) interface. The registers are located in memory space. The memory space addresses listed are offsets from the base memory address programmed into the MMADR register (Device 1, PCI configuration offset 14h).
- Display Cache Detect and Diagnostic Registers. This register set can be used for DC memory detection and testing. These registers are accessed via either I/O space or memory space. The memory space addresses listed are offsets from the base memory address programmed into the MMADR register (Device 1, PCI configuration offset 14h).

Note that the GMCH also contains an extensive set of registers and instructions for controlling its graphics operations. Intel graphics drivers provide the software interface at this architectural level. The register/instruction interface is transparent at the Application Programmers Interface (API) level and thus, beyond the scope of this document.

#### **3.1. Register Nomenclature and Access Attributes**



#### <span id="page-25-0"></span>**3.2. PCI Configuration Space Access**

The GMCH and the ICH are physically connected via the hub interface. From a configuration standpoint, the hub interface connecting the GMCH and the ICH is **logically PCI bus #0**. All devices internal to the GMCH and ICH appear to be on PCI bus #0. The system primary PCI expansion bus is physically attached to the ICH and, from a configuration standpoint, appears as a hierarchical PCI bus behind a PCI-to-PCI bridge. The primary PCI expansion bus connected to the ICH has a programmable PCI Bus number.

*Note:* Even though the primary PCI bus is referred to as PCI0 in this document it is not PCI bus #0 from a configuration standpoint.

The GMCH contains two PCI devices within a single physical component. The configuration registers for both Device 0 and 1 are mapped as devices residing on PCI bus #0.

- Device 0: Host-hub interface Bridge/DRAM Controller. Logically this appears as a PCI device residing on PCI bus #0. Physically Device 0 contains the PCI registers, DRAM registers, and other GMCH specific registers.
- Device 1: GMCH internal graphics device. These registers contain the PCI registers for the GMCH internal graphics device.

Note that a physical PCI bus #0 does not exist. The hub interface and the internal devices in the GMCH and ICH logically constitute PCI Bus #0 to configuration software.

#### **3.2.1. PCI Bus Configuration Mechanism**

The PCI Bus defines a slot based "configuration space" that allows each device to contain up to 8 functions with each function containing up to 256 8-bit configuration registers. The PCI specification defines two bus cycles to access the PCI configuration space: Configuration Read and Configuration Write. Memory and I/O spaces are supported directly by the processor. Configuration space is supported by a mapping mechanism implemented within the GMCH. The PCI specification defines two mechanisms to access configuration space, Mechanism #1 and Mechanism #2.

#### **The GMCH supports only Mechanism #1**

The configuration access mechanism makes use of the CONFIG\_ADDRESS Register and CONFIG\_DATA Register. To reference a configuration register a DWord I/O write cycle is used to place a value into CONFIG\_ADDRESS that specifies the PCI bus, the device on that bus, the function within the device, and a specific configuration register of the device function being accessed. CONFIG\_ADDRESS[31] must be 1 to enable a configuration cycle. CONFIG\_DATA then becomes a window into the four bytes of configuration space specified by the contents of CONFIG\_ADDRESS. Any read or write to CONFIG\_DATA will result in the GMCH translating the CONFIG\_ADDRESS into the appropriate configuration cycle.

The GMCH is responsible for translating and routing the processor I/O accesses to the CONFIG\_ADDRESS and CONFIG\_DATA registers to internal GMCH configuration registers, the internal graphic device, or the hub interface.

#### <span id="page-26-0"></span>**intal R**

#### **3.2.2. Logical PCI Bus #0 Configuration Mechanism**

The GMCH decodes the Bus Number (bits 23:16) and the Device Number fields of the CONFIG\_ADDRESS register. If the Bus Number field of CONFIG\_ADDRESS is 0 the configuration cycle is targeting a PCI Bus #0 device.

- Device #0: The Host-hub interface Bridge/DRAM Controller entity within the GMCH is hardwired as Device #0 on PCI Bus #0.
- Device #1: The internal graphics device entity within the GMCH is hardwired as Device #1 on PCI Bus #0. Configuration cycles to one of the GMCH internal devices are confined to the GMCH and not sent over the hub interface. Note: Accesses to devices #2 to #31 on PCI Bus #0 will be forwarded over the hub interface.

#### **3.2.3. Primary PCI (PCI0) and Downstream Configuration Mechanism**

If the Bus Number in the CONFIG\_ADDRESS register is non-zero the GMCH will generate a configuration cycle over the hub interface. The ICH compares the non-zero Bus Number with the Secondary Bus Number and Subordinate Bus Number registers of its P2P bridges to determine if the configuration cycle is meant for Primary PCI (PCI0), or a downstream PCI bus.

#### **3.2.4. Internal Graphics Device Configuration Mechanism**

From the chipset configuration perspective the internal graphics device is seen as a PCI device (device #1) on PCI Bus #0. Configuration cycles that target device #1 on PCI Bus #0 are claimed by the internal graphics device and are not forwarded via hub interface to the ICH.

#### **3.2.5. GMCH Register Introduction**

The GMCH contains two sets of software accessible registers, accessed via the Host I/O address space:

- Control registers I/O mapped into the host I/O space, that control access to PCI configuration space (see section entitled I/O Mapped Registers)
- Internal configuration registers residing within the GMCH are partitioned into two logical device register sets ("logical" since they reside within a single physical device). The first register set is dedicated to Host-hub interface Bridge/DRAM Controller functionality (controls PCI0 such as DRAM configuration, other chip-set operating parameters and optional features). The second register block is dedicated to the internal graphics device in the GMCH.

The GMCH supports PCI configuration space accesses using the mechanism denoted as Configuration Mechanism #1 in the PCI specification.

The GMCH internal registers (both I/O Mapped and Configuration registers) are accessible by the host. The registers can be accessed as Byte, Word (16-bit), or DWord (32-bit) quantities, with the exception of CONFIG\_ADDRESS register that can only be accessed as a DWord. All multi-byte numeric fields use "little-endian" ordering (i.e., lower addresses contain the least significant parts of the field).

#### <span id="page-27-0"></span>**3.3. I/O Mapped Registers**

GMCH contains two registers that reside in the processor I/O address space − the Configuration Address (CONFIG\_ADDRESS) Register and the Configuration Data (CONFIG\_DATA) Register. The Configuration Address Register enables/disables the configuration space and determines what portion of configuration space is visible through the Configuration Data window.

#### **3.3.1. CONFIG\_ADDRESSConfiguration Address Register**

Default Value: Access: Read/Write<br>Size: Read/Write Size:

I/O Address: 0CF8h Accessed as a DWord 32 bits

CONFIG\_ADDRESS is a 32 bit register accessed only when referenced as a DWord. A Byte or Word reference will "pass through" the Configuration Address Register and the hub interface onto the PCI #0 bus as an I/O cycle. The CONFIG\_ADDRESS register contains the Bus Number, Device Number, Function Number, and Register Number for which a subsequent configuration access is intended.



# <span id="page-28-0"></span>intel.



#### **3.3.2. CONFIG\_DATAConfiguration Data Register**

I/O Address: 0CFCh<br>
Default Value: 000000000h Default Value:<br>Access: Access:<br>Size: Size: 89 November 2014<br>Size: 82 bits

32 bits

CONFIG\_DATA is a 32 bit read/write window into configuration space. The portion of configuration space that is referenced by CONFIG\_DATA is determined by the contents of CONFIG\_ADDRESS.



#### <span id="page-29-0"></span>**3.4. Host-Hub Interface Bridge/DRAM Controller Device Registers (Device 0)**

Table 3 shows the GMCH configuration space for device #0.

#### **Table 3. GMCH PCI Configuration Space (Device 0)**



#### **3.4.1. VIDVendor Identification Register (Device 0)**

Address Offset: 00–01h<br>Default Value: 8086h Default Value: Attribute: Read Only Size: 16 bits

<span id="page-30-0"></span>int<sub>e</sub>l.

The VID Register contains the vendor identification number. This 16-bit register combined with the Device Identification Register uniquely identify any PCI device. Writes to this register have no effect.



#### **3.4.2.** DID-Device Identification Register (Device 0)

Address Offset: 02–03h Default Value: 7124h<br>Attribute: 7124h<br>Read ( Attribute: Read Only<br>Size: 16 bits

16 bits

This 16-bit register combined with the Vendor Identification register uniquely identifies any PCI device. Writes to this register have no effect.



#### <span id="page-31-0"></span>**3.4.3. PCICMDPCI Command Register (Device 0)**

Address Offset: 04–05h<br>Default: 0006h Default:<br>Access: Access:<br>Size 16 Nead/Write<br>16 bits

16 bits

This 16-bit register provides basic control over the GMCH PCI0 (i.e., Hub-Interface) interface's ability to respond to Hub Interface cycles.





# <span id="page-32-0"></span>**3.4.4.** PCISTS—PCI Status Register (Device 0)<br>Address Offset: 06-07h<br>Default Value: 0080h<br>0080h

Address Offset: Default Value:<br>Access:

Access: Read Only, Read/Write Clear<br>Size: 16 bits 16 bits

PCISTS is a 16 bit status register that reports the occurrence of error events on the hub interface.









#### <span id="page-33-0"></span>**3.4.5. RIDRevision Identification Register (Device 0)**



This register contains the revision number of the GMCH Device 0. These bits are read only and writes to this register have no effect.



#### **3.4.6. SUBCSub-Class Code Register (Device 0)**



This register contains the Sub-Class Code for the GMCH Device #0. This code is 00h indicating a Host Bridge device. The register is read only.



#### **3.4.7. BCCBase Class Code Register (Device 0)**



This register contains the Base Class Code of the GMCH Device #0. This code is 06h indicating a Bridge device. This register is read only.



#### <span id="page-34-0"></span>**3.4.8. MLTMaster Latency Timer Register (Device 0)**

Address Offset: 0Dh<br>Default Value: 00h Default Value:<br>Access: Access:<br>Size: 8 bits<br>8 bits

8 bits

MLT Function has moved to the ICH; therefore, this register is not implemented in the GMCH.



#### **3.4.9. HDRHeader Type Register (Device 0)**



This register identifies the header layout of the configuration space. No physical register exists at this location.



#### **3.4.10. SVIDSubsystem Vendor Identification Register (Device 0)**





#### <span id="page-35-0"></span>**3.4.11. SIDSubsystem Identification Register (Device 0)**



 $2E-2Fh$ 0000h Read/Write Once 16 bits



#### **3.4.12. CAPPTRCapabilities Pointer (Device 0)**



The CAPPTR provides the offset that is the pointer to the location where the AGP registers are located.


## **3.4.13. GMCHCFGGMCH Configuration Register (Device 0)**

Offset: 50h<br>Default: 50h Default:<br>Access:

Access:<br>
Size:<br>
Size:<br>
Read/Write, Read Only<br>
8 bits 8 bits





## **3.4.14. PAMR—Programmable Attributes Register (Device 0)**

Address Offset: 51h<br>Default Value: 600h Default Value:<br>Access: Access:<br>Size: Size: Read/Write

8 bits

The Programmable Attributes Register controls accesses to the memory range 000C0000h to 000FFFFFh.





#### **CD Hole (DC000h**–**DFFFFh)**

This 16 KB area is controlled by 2 sets of attribute bits. Host-initiated cycles in this region are forwarded to the ICH based upon the programming of PAM[3:2] and the CDHEN bit in the GMCHCFG register.

#### **Video Buffer Area (A0000h**–**BFFFFh)**

This 128 KB area is not controlled by attribute bits. The host-initiated cycles in this region are always forwarded to either the Graphics device or to the ICH unless this range is accessed in SMM mode. Routing of these accesses is controlled by the Graphics Mode Select field of the SMRAM register.

This area can be programmed as SMM area via the SMRAM register. This range can not be accessed from the hub interface.

#### **3.4.15. DRPDRAM Row Population Register (Device 0)**



GMCH supports 4 physical rows of system memory in 2 DIMMs. The width of a row is 64 bits. The DRAM Row Population Register defines the population of each Side of each DIMM. Note: this entire register becomes read only when the SMM Space Locked (D\_LCK) bit is set in the SMRAM—System Management RAM Control Register (offset 70h).





# int<sub>e</sub>l.



#### **Table 4. Programming DRAM Row Population Register Fields**

## **3.4.16.** DRAMT-DRAM Timing Register (Device 0)

Address Offset: 53h<br>Default Value: 63h Default Value:<br>Access: Access:<br>Size: Size: Read/Write

8 bits

The DRAMT Register controls the operating mode and the timing of the DRAM Controller.









## **3.4.17. FCHCFixed DRAM Hole Control Register (Device 0)**



This 8-bit Register Controls 1 fixed DRAM holes: 15–16MB.





#### **3.4.18. SMRAMSystem Management RAM Control Register (Device 0)**

Address Offset: 70h<br>Default Value: 00h Default Value: Access: Read/Write<br>Size: 8 bits

8 bits

The SMRAM register controls how accesses to Compatible and Extended SMRAM spaces are treated, and how much (if any) memory used from the System to support both SMRAM and Graphics Local Memory needs.







## int<sub>e</sub>

#### **3.4.19. MISCCMiscellaneous Control Register (Device 0)**

Address Offset: 72–73h<br>Default Value: 0000h Default Value:<br>Access:

Read/Write

This register contain miscellaneous control bits for the GMCH. Bits[7:3] are locked (read-only) when  $MISCC[P_CLK; bit 3] = 1.$ 





## **3.4.20. MISCC2Miscellaneous Control 2 Register (Device 0)**

Address Offset: 80h<br>Default Value: 00h Default Value:<br>Access:

Read/Write

This register controls miscellaneous functionality in the GMCH.





## int<sub>e</sub>

#### **3.4.21. BUFF\_SC—System Memory Buffer Strength Control Register (Device 0)**

Address Offset: 92–93h Default Value: FFFFh Access: Read/Write

This register programs the system memory DRAM interface signal buffer strengths. The programming of these bits should be based on DRAM density (x8, x16, or x32), DRAM technology (16Mb, 64Mb, 128Mb), rows populated, etc. Note that x4 DRAM and Registered DIMMs are not supported. DIMMs with ECC are not supported. The BIOS, upon detection of ECC via SPD, should report to the user that ECC DIMM timings are not supported by the GMCH.

The GMCH supports 2 DIMM slots with each slot supporting two rows of memory. Slots are numbered 0 through 1. Rows of Slots 0 are numbered 0 through 1. Rows of Slot 1 are numbed 2 through 3. The DIMM's SPD Byte 5 describes the number of sides in a DIMM; SPD Byte 13 provides information on the DRAM width (x8, x16, or x32). BIOS uses these two SPD bytes to calculate loads on memory signals. Load calculation is made based on populated memory rows.

For GMCH stepping with Revision ID  $\geq 02$ , the default value of this register is FFFFh. The table below is applicable for GMCH stepping with a Revision ID (Register 08h, Dev. 0) greater than 00h.











## **3.5. Graphics Device Registers (Device 1)**

Table 5 shows the GMCH configuration space for device #1.

**Table 5. GMCH Configuration Space (Device 1)** 

<b>Address</b> <b>Offset</b>	<b>Register</b> <b>Symbol</b>	<b>Register Name</b>	<b>Default Value</b>	<b>Access</b>
$00 - 01h$	VID1	Vendor Identification	8086h	<b>RO</b>
02-03h	DID <sub>1</sub>	Device Identification	7125h	<b>RO</b>
04-05h	PCICMD1	<b>PCI Command Register</b>	0004h	R/W
06-07h	PCISTS1	<b>PCI Status Register</b>	02B0h	RO, R/WC
08h	RID <sub>1</sub>	Revision Identification	03h	RO
09h	PI	Programming Interface	00h	<b>RO</b>
0Ah	SUBC1	Sub-Class Code	00h	RO
0Bh	BCC1	<b>Base Class Code</b>	03h	RO
0Ch	<b>CLS</b>	Cache Line Size Register	00h	<b>RO</b>
0Dh	MLT <sub>1</sub>	<b>Master Latency Timer</b>	00h	<b>RO</b>
0Eh	HDR1	Header Type	01h	<b>RO</b>
0Fh	<b>BIST</b>	<b>BIST Register</b>	00h	RO
$10 - 13h$	<b>GMADR</b>	Graphics Memory Range Address	00000008h	R/W
$14 - 17h$	<b>MMADR</b>	Memory Mapped Range Address	00000000h	R/W
18-2Bh		Reserved		
2C-2Dh	<b>SVID</b>	Subsystem Vendor ID	0000h	R/WO
2E-2Fh	<b>SID</b>	Subsystem ID	0000h	R/WO
30-33h	<b>ROMADR</b>	Video Bios ROM Base Address	00000000h	<b>RO</b>
34	<b>CAPPOINT</b>	<b>Capabilities Pointer</b>	<b>DCh</b>	<b>RO</b>
35-3Bh		Reserved		
3Ch	<b>INTRLINE</b>	Interrupt Line Register	00h	R/W
3Dh	<b>INTRPIN</b>	Interrupt Pin Register	01h	<b>RO</b>
3Eh	<b>MINGNT</b>	Minimum Grant Register	00h	<b>RO</b>
3Fh	<b>MAXLAT</b>	Maximum Latency Register	00h	<b>RO</b>
40-DBh		Reserved		
DC-DDh	PM_CAPID	Power Management Capabilities ID	0001h	<b>RO</b>
DE-DFh	PM CAP	<b>Power Management Capabilities</b>	0021h	<b>RO</b>
$E0 - E1h$	PM CS	<b>Power Management Control</b>	0000h	R/W
E2-FFh		Reserved		



### **3.5.1. VIDVendor Identification Register (Device 1)**



00h−01h 8086h **Read Only** 

The VID Register contains the vendor identification number. This 16-bit register combined with the Device Identification Register uniquely identify any PCI device. Writes to this register have no effect.



### **3.5.2.** DID-Device Identification Register (Device 1)

Address Offset: 02h–03h<br>Default Value: 7125h Default Value: Attribute: Read Only

This 16-bit register combined with the Vendor Identification register uniquely identifies any PCI device. Writes to this register have no effect.



### **3.5.3. PCICMDPCI Command Register (Device 1)**

Address Offset: 04h–05h<br>Default: 0004h Default:<br>Access:

Read Only, Read/Write

This 16-bit register provides basic control over the GMCH's ability to respond to PCI cycles. The PCICMD Register in the GMCH disables the GMCH PCI compliant master accesses to system memory.





### **3.5.4. PCISTSPCI Status Register (Device 1)**

Address Offset: 06h–07h<br>Default Value: 02B0h Default Value:<br>Access:

**Read Only** 

PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant master abort and PCI compliant target abort. PCISTS also indicates the DEVSEL# timing that has been set by the GMCH hardware.





## **3.5.5. RIDRevision Identification Register (Device 1)**



This register contains the revision number of the internal graphics device of the GMCH. These bits are read only and writes to this register have no effect.



### **3.5.6. PI-Programming Interface Register (Device 1)**



This register contains the device programming interface information for the GMCH.



#### **3.5.7. SUBC1—Sub-Class Code Register (Device 1)**



This register contains the Sub-Class Code for the GMCH Function #1. This code is 00h indicating a VGA compatible device. The register is read only.



#### **3.5.8. BCC1—Base Class Code Register (Device 1)**

Address Offset: 0Bh<br>
Default Value: 03h Default Value:<br>Access: Size: 8 bits

**Read Only** 

This register contains the Base Class Code of the GMCH Function #1.



#### **3.5.9. CLSCache Line Size Register (Device 1)**



The internal graphics device of the GMCH does not support this register as a PCI slave.



#### **3.5.10. MLTMaster Latency Timer Register (Device 1)**



The internal graphics device of the GMCH does not support the programmability of the master latency timer because it does not perform bursts.



## intel.

## **3.5.11. HDRHeader Type Register (Device 1)**

Address Offset: 0Eh<br>Default Value: 00h Default Value:<br>Access:

**Read Only** 

This register contains the Header Type of the internal graphics device of the GMCH.



## **3.5.12.** BIST-Built In Self Test (BIST) Register (Device 1)

Address Offset: 0Fh<br>Default Value: 00h Default Value: Access: Read Only

This register is used for control and status of Built In Self Test (BIST) for the internal graphics device of the GMCH.





#### **3.5.13. GMADRGraphics Memory Range Address Register (Device 1)**

Address Offset: 10−13h<br>Default Value: 1000000008h Default Value:

Access: Read/Write, Read Only

This register requests allocation for the internal graphics device of the GMCH local memory. The allocation is for either 32 MB or 64 MB of memory space (selected by bit 0 of the Device 0 MISCC Register) and the base address is defined by bits [31:25,24].





(HW=0)

## intel

#### **3.5.14. MMADRMemory Mapped Range Address Register (Device 1)**

Address Offset: 14–17h<br>Default Value: 14−17h Default Value:

Access: Read/Write, Read Only

This register requests allocation for the internal graphics device of the GMCH registers and instruction ports. The allocation is for 512 KB and the base address is defined by bits [31:19].



(HW=0)



### **3.5.15. SVIDSubsystem Vendor Identification Register (Device 1)**



register becomes Read\_Only. This Register can only be cleared by a Reset.

#### **3.5.16. SIDSubsystem Identification Register (Device 1)**

Address Offset: 2E–2Fh<br>Default Value: 2E−2Fh Default Value: Access: Read/Write Once



#### **3.5.17. ROMADRVideo BIOS ROM Base Address Registers (Device 1)**

Address Offset: 30−33h Default Value: Access: Read Only

The internal graphics device of the GMCH does not use a separate BIOS ROM, therefore this is hardwired to 0s.







### **3.5.18. CAPPOINTCapabilities Pointer Register (Device 1)**

Address Offset: 34h<br>Default Value: 35 DCh Default Value:<br>Access:

**Read Only** 



# int<sub>e</sub>l.

## **3.5.19. INTRLINE**—Interrupt Line Register (Device 1)



Read/Write



## **3.5.20. INTRPINInterrupt Pin Register (Device 1)**

Address Offset: 3Dh<br>Default Value: 301h Default Value:<br>Access:

**Read Only** 



### **3.5.21. MINGNTMinimum Grant Register (Device 1)**

Address Offset: 3Eh<br>Default Value: 39 Default Value:<br>Access:

**Read Only** 



### **3.5.22. MAXLATMaximum Latency Register (Device 1)**





#### **3.5.23. PM\_CAPIDPower Management Capabilities ID Register (Device 1)**

Address Offset: DCh–DDh<br>Default Value: 0001h Default Value:<br>Access:

**Read Only** 





### **3.5.24. PM\_CAPPower Management Capabilities Register (Device 1)**

Address Offset: DEh–DFh<br>Default Value: 0021h Default Value:<br>Access:

**Read Only** 







#### **3.5.25. PM\_CS—Power Management Control/Status Register (Device 1)**

Address Offset: E0h–E1h<br>Default Value: E0000h Default Value:<br>Access:

Read/Write





## **3.6. Display Cache Interface**

The Display Cache (DC) interface control registers are located in memory Space. This section describes the DC interface registers. These registers are accessed using [MMADR+Offset]. These registers are memory mapped only. Table 6 contains a list of the memory mapped registers for the 82810E.

#### **Table 6 Memory Mapped Registers**



#### **3.6.1. DRT—DRAM Row Type**



This 8-bit register identifies whether or not the display cache is populated. Memory mapped only.





### **3.6.2. DRAMCL—DRAM Control Low**

Memory Offset Address: 3001h Default Value: 17h Access:<br>Size: Read / write<br>8 bit Size :





#### **3.6.3. DRAMCH—DRAM Control High**

Memory Offset Address: 3002h Default Value: 08h Access: Read / write Size: Size:





## int<sub>e</sub>l.

## **3.7. Display Cache Detect and Diagnostic Registers**

The following registers are used for display cache detection and diagnostics. These registers can be accessed via either I/O space or memory space. The memory space addresses listed are offsets from the base memory address programmed into the MMADR register (Device 1, PCI configuration offset 14h). For each register, the memory-mapped address offset is the same address value as the I/O address. See the Intel<sup>®</sup> 810E chipset BIOS specification for the proper setting of these registers for display cache detection and diagnostics.

### **3.7.1. GRXGRX Graphics Controller Index Register**

I/O (and Memory Offset) Address: 3CEh Default: 0Uh (U=Undefined)<br>Attributes: Read/Write

Read/Write





## **3.7.2.** MSR-Miscellaneous Output

I/O (and Memory Offset) Address: 3C2h — Write; 3CCh — Read Default: Default:<br>Attributes:

See Address above





## **3.7.3. GR06Miscellaneous Register**

I/O (and Memory Offset) Address: 3CFh (Index=06h) Default: 0Uh (U=Undefined)<br>Attributes: Read/Write

Read/Write





## **3.7.4. GR10Address Mapping**

I/O (and Memory Offset) Address: 3CFh (Index=10h) Default: 00h<br>Attributes: R/W Attributes:





## **3.7.5. GR11Page Selector**





# int<sub>e</sub>l.

# *4. Functional Description*

This chapter describes the Graphics and Memory Controller Hub (GMCH) interfaces on-chip functional units. *Sectiom 4.1, "System Address Map",* provides a system-level address memory map and describes the memory space controls provided by the GMCH.

## **4.1. System Address Map**

An Intel® Pentium® III processor, Intel® Pentium® II processor, or Intel® Celeron<sup>TM</sup> processor system based on the GMCH, supports 4 GB of addressable memory space and 64 KB+3 of addressable I/O space. (The P6 bus I/O addressability is  $64KB + 3$ ). There is a programmable memory address space under the 1 MB region that can be controlled with programmable attributes of Write Only, or Read Only. Attribute programming is described in *Chapter [3,](#page-24-0) "Configuration Registers".* This section focuses on how the memory space is partitioned and what these separate memory regions are used for. The I/O address space is explained at the end of this section.

The Intel<sup>®</sup> Pentium III processor, Intel<sup>®</sup> Pentium II processor, and Intel<sup>®</sup> Celeron<sup>TM</sup> processor supports addressing of memory ranges larger than 4 GB. The GMCH Host Bridge claims any access over 4 GB by terminating transaction (without forwarding it to the hub interface). Writes are terminated by dropping the data and for reads the GMCH returns all zeros on the host bus.

In the following sections, it is assumed that all of the compatibility memory ranges reside on the hub interface. The exceptions to this rule are the VGA ranges that may be mapped to the internal Graphics Device.

*Note:* The GMCH Memory Map includes a number of programmable ranges, ALL of these ranges MUST be unique and NON-OVERLAPPING. There are NO Hardware Interlocks to prevent problems in the case of overlapping ranges. Accesses to overlapped ranges may produce indeterminate results.

#### **4.1.1. Memory Address Ranges**

Figure 3 shows a high-level representation of the system memory address map. Figure 4 provides additional details on mapping specific memory regions as defined and supported by the GMCH chipset.

**Figure 3. System Memory Address Map** 



#### **inte R**



#### **Figure 4. Detailed Memory System Address Map**

#### **4.1.1.1. Compatibility Area**

This area is divided into the following address regions:

- 0-640 KB DOS Area
- 640–768 KB Video Buffer Area
- 768 KB–1 MB Memory (BIOS Area). System BIOS area, Extended System BIOS area, and Expansion area

Table 7 lists the memory segments of interest in the compatibility area. Four of the memory ranges can be enabled or disabled independently for both read and write cycles. One segment (0DC000h to 0DFFFFh) is conditionally mapped to the PCI Bus (via the hub interface).

#### **Table 7. Memory Segments and their Attributes**



- **DOS Area (00000h**–**9FFFFh).** The 640 KB DOS area is always mapped to the main memory controlled by the GMCH.
- **Video Buffer Area (A0000h**–**BFFFFh).** The 128 Kbyte graphics adapter memory region is normally mapped to a legacy video device (e.g., VGA controller) on PCI via the hub interface. This area is not controlled by the attribute bits and processor-initiated cycles in this region are forwarded to hub interface or the internal graphics device for termination. This region is also the default region for SMM space.

Accesses to this range are directed to either PCI (via the hub interface) or the internal graphics device based on the configuration specified in SMRAM[GMS bits] (GMCH Device #0 configuration register) with additional steering information coming from the Device #1 configuration registers and from some of the VGA registers in the graphics device. The control is applied for accesses initiated from any of the system interfaces (i.e., host bus or hub interface). For more details see the descriptions in the configuration registers specified above.

SMRAM controls how SMM accesses to this space are treated.

- **Monochrome Adapter (MDA) Range (B0000h**–**B7FFFh).** SMRAM[GMS bits] (Device #0), PCICMD register bits of Device #1, and bits in some of the VGA registers control this functionality. ( see Section [4.1.1.2\)](#page-72-0).
- **CD Hole (DC000h**–**DFFFFh).** GMCHCFG[CDHEN] (Device 0) controls the routing of accesses in this region. When CDHEN = 1, all accesses to the address range 000DC000h–000DFFFFh are forwarded on to PCI, independent of the programming of the PAM register. When CDHEN  $= 0$ , the CD Hole region is controlled by bits [3:2] of the PAM Register.
- **BIOS etc Shadow Area (C0000h**–**FFFFFh).** Except for the CD Hole area, access to this range is controlled by the bits of the PAMR register bits.
### **4.1.1.2. Extended Memory Area**

This memory area covers the 100000h (1 MB) to FFFFFFFFh (4 GB-1) address range and it is divided into regions as specified in the following sections.

#### **Main DRAM Address Region (0010\_0000h to Top of Main Memory)**

The address range from 1 MB to the top of main memory is mapped to main the DRAM address range controlled by the GMCH. All accesses to addresses within this range, except those listed below, are forwarded by the GMCH to DRAM.

- **Optional ISA Memory Hole (15 MB**–**16 MB).** A 1 MB ISA memory hole in the main DRAM range can be enabled via the FDHC register (Device 0). Note that this memory is not re-mapped. Accesses to this range are forwarded to PCI (via the hub interface)
- **TSEG.** This Extended SMRAM Address Range, if enabled, occupies the 512 KB or 1 MB range below the Top of Main Memory. The size of TSEG is determined by SMRAM[USMM] (Device 0). When the extended SMRAM space is enabled, non-SMM processor accesses and all other accesses in this range are forwarded to PCI (via the hub interface). When SMM is enabled, the amount of memory available to the system is reduced by the TSEG range.
- **Optional Graphics Device Memory.** This address range provides either 512KB or 1MB of VGA buffer memory for the internal graphics device . If TSEG is enabled, this address range is just below TSEG. If TSEG is not enabled, the Optional Graphics Device VGA buffer range is just below TOM. The Graphics Device buffer memory range is enabled and the size selected via SMRAM[GMS].

#### **PCI Memory Address Region (Top of Main Memory to 4 GB)**

The address range from the top of main DRAM to 4 GB (top of physical memory space supported by the GMCH) is normally mapped to PCI (via the hub interface), except for the address ranges listed below.

There are two sub-ranges within the PCI Memory address range defined as APIC Configuration Space and High BIOS Address Range. The Local Memory Range and the Memory Mapped Range of the internal Graphics Device **MUST NOT** overlap with these two ranges.

• **GMCH's Graphics Controller Status/Control Register Range.** A 512 KB space for the graphics controller device's memory-mapped status/control registers that is requested during Plug and Play. The base address is programmed in the MMADR PCI Configuration Register for Device 1. Note that, for legacy support, the VGA registers in the GMCH's graphics controller are also mapped to the normal I/O locations.



### **Figure 5 GMCH's Graphics Register Memory Address Space**

• **Graphics Controller Graphics Memory Range.** The GMCH's graphics controller device uses a logical memory concept to access graphics memory. The logical graphics memory size is programmable as either 32 MB or 64 MB and is allocated by BIOS during Plug and Play. This address range is programmed in the GMADR Register (Device 1) and the MISCC Register (Device 0). The graphics controller engines can access this address space of which the lower 32 MB or all 64 MB correspond to graphics memory accessable by the processor.

• **APIC Configuration Space (FEC0\_0000h**–**FECF\_FFFFh, FEE0\_0000h**–**FEEF\_FFFFh).** This range is reserved for APIC configuration space that includes the default I/O APIC configuration space. The default Local APIC configuration space is FEE0\_0000h to FEEF\_0FFFh.

Processor accesses to the Local APIC configuration space do not result in external bus activity since the Local APIC configuration space is internal to the processor. However, a MTRR must be programmed to make the Local APIC range uncacheable (UC). The Local APIC base address in each processor should be relocated to the FEC0 0000h (4GB–20MB) to FECF FFFFh range so that one MTRR can be programmed to 64 KB for the Local and I/O APICs. The I/O APIC(s) usually reside in the I/O Bridge portion of the chipset or as a stand-alone component(s).

I/O APIC units will be located beginning at the default address FEC0\_0000h. The first I/O APIC is located at FEC0\_0000h. Each I/O APIC unit is located at FEC0\_x000h where *x* is I/O APIC unit number 0 through F(hex). This address range will be normally mapped via hub interface to PCI.

The address range between the APIC configuration space and the High BIOS (FED0\_0000h to FEDF FFFFh) is always mapped to PCI (via the hub interface).

- **High BIOS Area (FFE0\_0000h**–**FFFF\_FFFFh).** The top 2 MB of the Extended Memory Region is reserved for System BIOS (High BIOS), extended BIOS for PCI devices, and the A20 alias of the system BIOS. Processor begins execution from the High BIOS after reset. This region is mapped to PCI (via the hub interface) so that the upper subset of this region aliases to 16 MB–256 KB range*.*  The actual address space required for the BIOS is less than 2 MB but the minimum processor MTRR range for this region is 2 MB so that full 2 MB must be considered. The ICH supports a maximum of 1 MB in the High BIOS range.
- **Optional HSEG.** This Extended SMRAM Address Range, if enabled via the SMRAM register, occupies the range from FEEA\_0000h to FEEB\_FFFFh. Maps to A0000h–BFFFFh when enabled.

### **4.1.1.3. System Management Mode (SMM) Memory Range**

The GMCH supports the use of main memory as System Management RAM (SMRAM), enabling the use of System Management Mode. The GMCH supports two SMRAM options: Compatible SMRAM (C\_SMRAM) and Extended SMRAM (E\_SMRAM). System Management RAM (SMRAM) space provides a memory area that is available for the SMI handler's and code and data storage. This memory resource is normally hidden from the system OS so that the processor has immediate access to this memory space upon entry to SMM. The GMCH provides three SMRAM options:

- Below 1 MB option that supports compatible SMI handlers.
- Above 1 MB option that allows new SMI handlers to execute with write-back cacheable SMRAM.
- Optional larger write-back cacheable T\_SEG area of either 512 KB or 1MB in size above 1 MB that is reserved from the highest area in system DRAM memory. The above 1 MB solutions require changes to compatible SMRAM handlers code to properly execute above 1 MB.

Refer to the Power Management section for more details on SMRAM support.

## **4.1.2. Memory Shadowing**

Any block of memory that can be designated as read-only or write-only can be "shadowed" into the GMCH DRAM memory. Typically this is done to allow ROM code to execute more rapidly out of main DRAM. ROM is used as a read-only during the copy process while DRAM at the same time is designated write-only. After copying, the DRAM is designated read-only so that ROM is shadowed. Processor bus transactions are routed accordingly.

### **4.1.3. I/O Address Space**

The GMCH does not support the existence of any other I/O devices besides itself on the processor bus. The GMCH generates hub interface bus cycles for all processor I/O accesses that do not target the Legacy I/O registers supported by the internal Graphics Device. The GMCH contains two internal registers in the processor I/O space, Configuration Address Register (CONFIG\_ADDRESS) and the Configuration Data Register (CONFIG\_DATA). These locations are used to implement PCI configuration space access mechanism as described in the *Registers* section of this document.

The processor allows 64K+3 bytes to be addressed within the I/O space. The GMCH propagates the processor I/O address without any translation to the destination bus and therefore provides addressability for 64K+3 byte locations. Note that the upper 3 locations can be accessed only during I/O address wraparound when processor bus A16# address signal is asserted. A16# is asserted on the processor bus whenever an I/O access is made to 4 bytes from address 0FFFDh, 0FFFEh, or 0FFFFh. A16# is also asserted when an I/O access is made to 2 bytes from address 0FFFFh.

The I/O accesses, other than ones used for PCI configuration space access or ones that target the internal Graphics Device, are forwarded to hub interface. The GMCH does not post I/O write cycles to IDE.

The GMCH does not respond to I/O cycles initiated on hub interface.

## **4.1.4. GMCH Decode Rules and Cross-Bridge Address Mapping**

The GMCH's address map applies globally to accesses arriving on any of the three interfaces (i.e., Host bus, hub interface or from the internal Graphics Device).

#### **Hub Interface Decode Rules**

The GMCH accepts all memory Read and Write accesses from hub interface to both System Memory and Graphics Memory. Hub interface accesses that fall elsewhere within the PCI memory range will not be accepted. The GMCH does not respond to hub interface-initiated I/O read or write cycles.

#### **Legacy VGA Ranges**

The legacy VGA memory range A0000h–BFFFFh is mapped either to the internal graphics device or to hub interface depending on the programming of the GMS bits in the SMRAM configuration register in GMCH Device #0, and some of the bits in the VGA registers of the internal Graphics Device. These same bits control mapping of VGA I/O address ranges. VGA I/O range is defined as addresses where A[9:0] are in the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases - A[15:10] are not decoded). These bits control all accesses to the VGA ranges, including support for MDA functionality.

I/O accesses to location 3BFh are always forwarded on to hub interface.

## **4.2. Host Interface**

The host interface of the GMCH is optimized to support the Intel® Pentium III processor, Intel® Pentium II processor, and Intel® Celeron<sup>™</sup> processor. The GMCH implements the host address, control, and data bus interfaces within a single device. The GMCH supports a 4-deep in-order queue (i.e., supports pipelining of up to 4 outstanding transaction requests on the host bus) . Host bus addresses are decoded by the GMCH for accesses to system memory, PCI memory and PCI I/O (via hub interface), PCI configuration space and Graphics memory. The GMCH takes advantage of the pipelined addressing capability of the processor to improve the overall system performance. The GMCH supports the 370-pin socket and SC242 processor connectors.

## **4.2.1. Host Bus Device Support**

The GMCH recognizes and supports a large subset of the transaction types that are defined for the Intel $^{\circ}$ Pentium III processor, Intel<sup>®</sup> Pentium II processor, or Intel<sup>®</sup> Celeron<sup>™</sup> processor bus interface. However, each of these transaction types have a multitude of response types, some of which are not supported by this controller. All transactions are processed in the order that they are received on the processor bus.

### **Table 8. Summay of Transactions Supported By GMCH**



**NOTES:** 

1. For Memory cycles,  $REQa[4:3]$ # = ASZ#. GMCH only supports  $ASZ# = 00$  (32 bit address).

2. REQb[4:3]# = DSZ#. DSZ# = 00 (64 bit data bus size).

3. LEN# = data transfer length as follows:

LEN# Data length<br>00  $\leq$  8 bytes (

00 <= 8 bytes (BE[7:0]# specify granularity)

01 Length = 16 bytes BE[7:0]# all active

- 10 Length = 32 bytes BE[7:0]# all active
	- 11 Reserved

# **R**



### **Table 9. Host Responses Supported by the GMCH**

## **4.2.2. Special Cycles**

A Special Cycle is defined when REQa[4:0] = 01000 and REQb[4:0]= xx001. The first address phase Aa[35:3]# is undefined and can be driven to any value. The second address phase, Ab[15:8]# defines the type of Special Cycle issued by the processor.

Table 10 specifies the cycle type and definition as well as the action taken by the GMCH when the corresponding cycles are identified.

#### **Table 10. Special Cycles**



### **intal R**

# **4.3. System Memory DRAM Interface**

The GMCH integrates a system DRAM controller that supports a 64-bit DRAM array. The DRAM type supported is Synchronous (SDRAM). The GMCH generates the SCS#, SDQM, SCAS#, SRAS#, SWE# and multiplexed addresses, SMA for the DRAM array. The GMCH's DRAM interface operates at a clock frequency of 100 MHz, independent of the system bus interface clock frequency. The DRAM controller interface is fully configurable through a set of control registers. Complete descriptions of these registers are given in the *Chapter [3,](#page-24-0) "Configuration Registers".*

The GMCH supports industry standard 64-bit wide DIMM modules with SDRAM devices. The 2 bank select lines SBS[1:0], the 12 Address lines SMAA[11:0], and second copies of 4 Address lines SMAB[7:4]# allow the GMCH to support 64-bit wide DIMMs using 16Mb, 64Mb, or 128Mb technology SDRAMs. The GMCH has four SCS# lines, enabling the support of up to four 64-bit rows of DRAM. For write operations of less than a QWord in size, the GMCH will perform a byte-wise write. The GMCH targets SDRAM with CL2 and CL3 and supports both single and double-sided DIMMs. The GMCH provides refresh functionality with programmable rate (normal DRAM rate is 1 refresh/15.6 µs). The GMCH can be configured via the Page Closing Policy Bit in the GMCH Configuration Register to keep multiple pages open within the memory array. Pages can be kept open in any one row of memory. Up to 4 pages can be kept open within that row (The GMCH only supports 4 Bank SDRAMs on system DRAM interface).

## **4.3.1. DRAM Organization and Configuration**

The GMCH supports 64-bit DRAM configurations. In the following discussion the term row refers to a set of memory devices that are simultaneously selected by a SCS# signal. The GMCH will support a maximum of 4 rows of memory. Both single-sided and double-sided DIMMs are supported.

The interface consists of the following pins:



The GMCH supports DIMMs populated with 8, 16, and 32 bit wide SDRAM devices. Registered DIMMs or DIMMs populated with 4 bit wide SDRAM devices are not supported. The GMCH supports 3.3V standard SDRAMs.

[Table 11](#page-81-0) illustrates a sample of the possible DIMM socket configurations along with corresponding DRP programming. See the register section of this document for a complete DRP programming table.



### <span id="page-81-0"></span>**Table 11. Sample Of Possible Mix And Match Options For 4 Row/2 DIMM Configurations**

#### **NOTES:**

1. "S" denotes single-sided DIMM's, "D" denotes double-sided DIMM's.

### **4.3.1.1. Configuration Mechanism For DIMMs**

Detection of the type of DRAM installed on the DIMM is supported via Serial Presence Detect mechanism as defined in the JEDEC 168-pin DIMM standard. This standard uses the SCL, SDA and SA[2:0] pins on the DIMMs to detect the type and size of the installed DIMMs. No special programmable modes are provided on the GMCH for detecting the size and type of memory installed. Type and size detection must be done via the serial presence detection pins. Use of Serial Presence Detection is required.

#### **Memory Detection and Initialization**

Before any cycles to the memory interface can be supported, the GMCH DRAM registers must be initialized. The GMCH must be configured for operation with the installed memory types. Detection of memory type and size is done via the System Management Bus (SMBus) interface on the ICH. This 2-wire bus is used to extract the DRAM type and size information from the serial presence detect port on the DRAM DIMM modules.

DRAM DIMM modules contain a 5 pin serial presence detect interface, including SCL (serial clock), SDA (serial data) and SA[2:0]. Devices on the SMBus bus have a seven bit address. For the DRAM DIMM modules, the upper four bits are fixed at 1010. The lower three bits are strapped on the SA[2:0] pins. SCL and SDA are connected directly to the System Management Bus on the ICH. Thus data is read from the Serial Presence Detect port on the DRAM DIMM modules via a series of IO cycles to the ICH. BIOS essentially needs to determine the size and type of memory used for each of the four rows of memory in order to properly configure the GMCH system memory interface.

#### **SMBus Configuration and Access of the Serial Presence Detect Ports**

For more details on this see the *Intel® 82801AA (ICH) and Intel® 82801AB (ICH0) I/O Controller Hub*  datasheet*.* 

### **4.3.1.2. DRAM Register Programming**

This section provides an overview of how the required information for programming the DRAM registers is obtained from the Serial Presence Detect ports on the DIMMs. The Serial Presence Detect ports are used to determine Refresh Rate, MA and MD Buffer Strength, Row Type (on a row by row basis), SDRAM Timings, Row Sizes and Row Page Sizes. [Table 12](#page-82-0) lists a subset of the data available through the on-board Serial Presence Detect ROM on each DIMM module.



### <span id="page-82-0"></span>**Table 12. Data Bytes on DIMM Used for Programming DRAM Registers**

Table 12 is only a subset of the defined SPD bytes on the DIMM module. These bytes collectively provide enough data for BIOS to program the GMCH DRAM registers.

## **4.3.2. DRAM Address Translation and Decoding**

The GMCH contains address decoders that translate the address received on the host bus, hub interface, or from the internal Graphics device to an effective memory address. The GMCH supports 16 and 64 Mbit SDRAM devices. The GMCH supports a 2 KB page sizes only. The multiplexed row / column address to the DRAM memory array is provided by the SBS[1:0] and SMAA[11:0] signals and copies. These addresses are derived from the host address bus as defined by by the following table for SDRAM devices.

Row size is internally computed using the values programmed in the DRP register.

Up to 4 pages can be open at any time within any row (Only 2 active pages are supported in rows populated with either 8 MBs or 16 MBs ).

# **int**



### **Table 13. GMCH DRAM Address Mux Function**

**NOTES:** 

1. [A]; MA bit 10 at RAS time uses the XOR of Address bit 12 and Address bit 23

# **Pright**

## **4.3.3. DRAM Array Connectivity**

### **Figure 6. DRAM Array Sockets (2 DIMM Sockets)**



## **4.3.4. SDRAMT Register Programming**

Several DRAM timing parameters are programmable in the GMCH configuration registers. Table 14 summarizes the programmable parameters.

#### **Table 14. Programmable SDRAM Timing Parameters**



These parameters are controlled via the DRAMT register. In order to support different device speed grades, CAS# Latency, RAS# to CAS# Delay, and RAS# Precharge are all programmable as either two or three SCLKs. To provide flexibility, these are each controlled by separate register bits. That is, the GMCH can support any combination of CAS# Latency, RAS# to CAS# Delay and RAS# Precharge.

## **4.3.5. SDRAM Paging Policy**

The GMCH can maintain up to 4 active pages in any one row; however, the GMCH does not support active pages in more than 1 row at a time.

The DRAM page closing policy (DPCP) in the GMCH configuration register (GMCHCFG) controls the page closing policy of the GMCH. This bit controls whether the GMCH precharges bank or precharge all during the service of a page miss. When this bit is 0, the GMCH prechanges bank during the service of a page miss. When this bit is 1, the GMCH prechanges all during the service of a page miss.

## **4.4. Intel Dynamic Video Memory Technology (D.V.M.T.)**

The internal graphics device on the 810E supports Intel® Dynamic Video Memory Technology (D.V.M.T.). D.V.M.T. dynamically responds to application requirements by allocating the proper amount of display and texturing memory. For more details, refer to the document entitled, "Intel<sup>®</sup> 810 *Chipset: Great Performance for Value PCs"* available at:

 [http://developer.intel.com/design/chipsets/810/810white.htm.](http://developer.intel.com/design/chipsets/810/810white.htm)

In addition to D.V.M.T., the 82810E supports Display Cache (DC). The graphics engine of the 82810E uses DC for implementing rendering buffers (e.g., Z buffers). This rendering model requires 4 MB of display cache and allows graphics rendering (performed across the graphics display cache bus) and texture MIP map access (performed across the system memory bus) simultaneously. Using D.V.M.T. all graphics rendering is implemented in system memory. The system memory bus is arbitrated between texture MIP-map accesses and rendering functions.

## **4.5. Display Cache Interface**

The GMCH Display Cache (DC) is a single channel 32 bit wide SDRAM interface. The DC handles the control and timing for the display cache. The display cache interface of the GMCH generates the LCS#, LDQM[7:0], LSCAS#, LSRAS#, LWE#, LMD[31:0] and multiplexed addresses, LMA[11:0] for the display cache DRAM array. The GMCH also generates the clock LTCLK for write cycles as well as LOCLK for read cycle timings.

The display cache interface of the GMCH supports single data rate synchronous dynamic random access memory (SDRAM). It supports a single 32-bit wide memory channel. The interface handles the operation of D.V.M. with DC at 100/133 MHz. The DRAM controller interface is fully configurable through a set of control registers.

Internal buffering (FIFOs) of the data to and from the display cache ensures the synchronization of the data to the internal pipelines. The D.V.M. with DC interface clocking is divided synchronous with respect to the core and system bus

# intel

## **4.5.1. Supported DRAM Types**

Only 1Mx16 SDRAMs are supported by the GMCH.

## **4.5.2. Memory Configurations**

Table 15 gives a summary of the characteristics of memory configurations supported. The GMCH supports a 32-bit wide channel populated with a single row of 1Mx16 SDRAMs.

**Table 15. Memory Size for Each Configuration** 

<b>SDRAM</b>	<b>SDRAM</b>	<b>SDRAM</b>	# of	<b>Address Size</b>			<b>DRAM</b>	<b>DRAM Size</b>
Tech.	Density	Width	<b>Banks</b>	Bank	Row	<b>Column</b>	Addressing	
16 Mbit	1M	16				8	Asymmetric	4MB

Figure 7 shows the GMCH LMI connected to 4 MB of memory in a 32-bit SDRAM channel configuration.

### **Figure 7. GMCH Display Cache Interface to 4 MB**



## **4.5.3. Address Translation**

The GMCH contains address decoders that translate the address received by the display cache into an effective display cache address. The LMA[11:0] bits are as defined below. Entries in the table (e.g., A21(X)) imply that the GMCH puts out A21 on that MA line but it is not used by the SDRAM.



Note: BA = Bank address

## **4.5.4. Display Cache Interface Timing**

The GMCH provides a variety of programmable wait states for DRAM read and write cycles. These options are programmed in the display cache I/O addresses of the GMCH configuration space. The wrap type and the burst length is implied since they are not programmable and fixed. Only sequential wrap is allowed. Burst length is fixed at two.

# int<sub>e</sub>

## **4.6. Internal Graphics Device**

## **4.6.1. 3D/2D Instruction Processing**

The GMCH contains an extensive set of instructions that control various functions including 3D rendering, BLT and STRBLT operations, display, motion compensation, and overlay. The 3D instructions set 3D pipeline states and control the processing functions. The 2D instructions provide an efficient method for invoking BLT and STRBLT operations.

The graphics controller executes instructions from one of two instruction buffers located in either system memory or the display cache: Interrupt Ring or Low Priority Ring. Instead of writing instructions directly to the GMCH's graphics controller, software sets up instruction packets in these memory buffers and then instructs the GMCH to process the buffers. The GMCH uses DMAs to put the instructions into its FIFO and executes them. Instruction flow in the ring buffer instruction stream can make calls to other buffers, much like a software program makes subroutine calls. Flexibility has been built into the ring operation permitting software to efficiently maintain a steady flow of instructions.

Batching instructions in memory ahead of time and then instructing the graphics controller to process the instructions provides significant performance advantages over writing directly to FIFOs including: 1) Reduced software overhead, 2) Efficient DMA instruction fetches from graphics memory, and 3) Software can more efficiently set up instruction packets in buffers in graphics memory (faster than writing to FIFOs).





## **4.6.2. 3D Engine**

The 3D engine of the GMCH has been architected as a deep pipeline, where performance is maximized by allowing each stage of the pipeline to simultaneously operate on different primitives or portions of the same primitive. The internal graphics device of the GMCH supports perspective-correct texture mapping, bilinear and anisotropic MIP mapping, gouraud shading, alpha-blending, fogging and Z Buffering. These features can be independently enabled or disabled via set of 3D instructions. This frees up the display cache for other uses (e.g., back and depth buffers, bitmaps, etc.). In addition, the GMCH supports a Dynamic Video Memory (D.V.M.) that allows the entire 3D rendering process to take place in system memory; thus, alleviating the need for the display cache.

The main blocks of the pipeline are the Setup Engine, Scan Converter, Texture Pipeline, and Color Calculator block. A typical programming sequence would be to send instructions to set the state of the pipeline followed by rendering instructions containing 3D primitive vertex data.

### **4.6.3. Buffers**

The 2D, 3D and video capabilities of the internal graphics device of the GMCH provide control over a variety of graphics buffers that can be implemented either in display cache or system memory. To aid the rendering process, the display cache of the GMCH contains two hardware buffers—the Front Buffer (display buffer) and the Back Buffer (rendering buffer). The image being drawn is not visible until the scene is complete and the back buffer made visible (via an instruction) or copied to the front buffer (via a 2D BLT operation). By rendering to one and displaying from the other, the possibility of image tearing is removed. This also speeds up the display process over a single buffer.

The 3D pipeline of the GMCH operates on the Back Buffer and the Z Buffer. The pixels' 16-bit (or 15-bit) RGB colors are stored in the back buffer. The Z-buffer can be used to store 16-bit depth values or 5-bit "destination alpha" values. The Instruction set of the GMCH provides a variety of controls for the buffers (e.g., initializing, flip, clear, etc.).

# **R**



### **Figure 9. Data Flow for the 3D Pipeline**

### **4.6.4. Setup**

The setup stage of the pipeline takes the input data associated with each vertex of the line or triangle primitive and computes the various parameters required for scan conversion. In formatting this data, the GMCH maintains sub-pixel accuracy. Data is dynamically formatted for each rendered polygon and output to the proper processing unit. As part of the setup, the GMCH removes polygons from further processing, if they are not facing the user's viewpoint (referred to as " Back Face Culling").

### **4.6.5. Texturing**

The internal graphics device of the GMCH allows an image, pattern, or video to be placed on the surface of a 3D polygon. Textures must be located in system memory. Being able to use textures directly from system memory means that large complex textures can easily be handled without the limitations imposed by the traditional approach of only using the display cache.

The texture processor receives the texture coordinate information from the setup engine and the texture blend information from the scan converter. The texture processor performs texture color or chroma-key matching, texture filtering (anisotropic and bilinear interpolation), and YUV to RGB conversions.

The GMCH supports up to 11 Levels-of-Detail (LODs) ranging in size from 1024x1024 to 1x1 texels. (A texel is defined as a texture map pixel). Textures need not be square. Included in the texture processor is a small cache that provides efficient mip-mapping.

- **Nearest.** Texel with coordinates nearest to the desired pixel is used. (This is used if only one LOD is present).
- **Linear.** A weighted average of a 2x2 area of texels surrounding the desired pixel are used. (This is used if only one LOD is present).
- **Mip Nearest.** This is used if many LODs are present. The appropriate LOD is chosen and the texel with coordinates nearest to the desired pixel are used.
- **Mip Linear.** This is used if many LODs are present. The appropriate LOD is chosen and a weighted average of a 2x2 area of texels surrounding the desired pixel are used. This is also referred to as bi-linear mip-mapping.
- **Anisotropic.** This can be used if multiple LODs are present. This filtering method improves the visual quality of texture-mapped objects when viewed at oblique angles (i.e., with a high degree of perspective foreshortening). The improvement comes from a more accurate (anisotropic) mapping of screen pixels onto texels -- where using bilinear or trilinear filtering can yield overly-blurred results. Situations where anisotropic filtering demonstrates superior quality include text viewed at an angle, lines on roadways, etc.

### **int R**

The GMCH can store each of the above mip-maps in any of the following formats:

- 8bpt Surface Format
- 16bpt Surface Format
	- RGB 565
	- $\longrightarrow$  ARGB 1555
	- $-$  ARGB 4444
	- AY 88
- 8bpt (Indexed) Surface Format
	- RGB 565
	- ARGB 1555
	- $-$  ARGB 4444
	- $-$  AY 88
	- $\overline{\phantom{0}}$
- $4:2:2$ 
	- YCrCb, Swap Y Format
	- YCrCb, Normal
	- YCrCb, UV Swap
	- YCrCb, UV/Y Swap

Many texture mapping modes are supported. Perspective correct mapping is always performed. As the map is fitted across the polygon, the map can be tiled, mirrored in either the U or V directions, or mapped up to the end of the texture and no longer placed on the object (this is known as clamp mode). The way a texture is combined with other object attributes is also definable.

#### **Texture ColorKey and ChromaKey**

ColorKey and ChromaKey describe two methods of removing a specific color or range of colors from a texture map before it is applied to an object. For "nearest" texture filter modes, removing a color simply makes those portions of the object transparent (the previous contents of the back buffer show through). For " linear " texture filtering modes, the texture filter is modified if only the non-nearest neighbor texels match the key (range).

ColorKeying occurs with paletted textures, and removes colors according to an index (before the palette is accessed). When a color palette is used with indices to indicate a color in the palette, the indices can be compared against a state variable "ColorKey Index Value" and if a match occurs and ColorKey is enabled, then this value's contribution is removed from the resulting pixel color. The GMCH defines index matching as ColorKey.

ChromaKeying can be performed for both paletted and non-paletted textures, and removes texels that fall within a specified color range. The ChromaKey mode refers to testing the RGB or YUV components to see if they fall between high and low state variable values. If the color of a texel contribution is in this range and chromaKey is enabled, then this contribution is removed from the resulting pixel color.

#### **Multiple Texture Composition**

The GMCH includes support for two simultaneous texture maps. This support greatly reduces the need for multipass compositing techniques for effects such as diffuse light maps, specular reflection maps, bump mapping, detail textures, gloss maps, shadows, and composited effects like dirt or tire marks. Supporting these techniques in hardware greatly increases compositing performance by reducing the need to read and write the frame buffer multiple times.

This multitexture support provides a superset of the "legacy" one-texture (pre-DirectX 6) texture blend modes and a large subset of the operations defined in DirectX 6 and the OpenGL ARB multitexture extensions.

The Multitexture Compositing Unit is capable of combining the interpolated vertex diffuse color, a constant color value, and up to two texels per pixel in a fully-programmable fashion. Up to three operations (combinations) can be performed in a pipelined organization, with intermediate storage to support complex equations, e.g., of the form " $A^*B + C^*D$ " required for light maps and specular gloss maps. Separate operations can be performed on color (RGB) and alpha components.

### **4.6.6. 2D Operation**

The GMCH contains BLT and STRBLT functionality, a hardware cursor, and an extensive set of 2D registers and instructions.

#### **GMCH VGA Registers and Enhancements**

The 2D registers are a combination of registers defined by IBM\* when the Video Graphics Array (VGA) was first introduced, and others that Intel has added to support graphics modes that have color depths, resolutions, and hardware acceleration features that go beyond the original VGA standard. The internal graphics device of the GMCH improves upon VGA by providing additional features that are used through numerous additional registers.

The GMCH also supports an optional display cache. As an improvement on the VGA standard display cache port-hole, the GMCH also maps the entire display cache into part of a single contiguous memory space at a programmable location, providing what is called "linear" access to the display cache. The size of this memory can be up to 4 MB, and the base address is set via PCI configuration registers. Alternatively, these buffers may be implemented in system memory (via D.V.M.), thus alleviating the need for the display cache.

## **4.6.7. Fixed Blitter (BLT) and Stretch Blitter (STRBLT) Engines**

The GMCH 's 64-bit BLT engine provides hardware acceleration for many common Windows\* operations. The following are two primary BLT functions: Fixed Blitter (BLT) and Stretch Blitter (STRBLT). The term BLT refers to a block transfer of pixel data between memory locations. The word "fixed" is used to differentiate from the Stretch BLT engine. The BLT engine can be used for the following:

- Move rectangular blocks of data between memory locations
- Data Alignment
- Perform logical operations

The internal graphics device of the GMCH has instructions to invoke BLT and STRBLT operations, permitting software to set up instruction buffers and use batch processing as described in the 3D/2D Instruction Processing (Pipeline Preprocessor) Section. Note that these instructions replace the need to do PIO directly to BLT and STRBLT registers; this speeds up the operation.

### **int<sub>e</sub> R**

### **4.6.7.1. Fixed BLT Engine**

The rectangular block of data does not change as it is transferred between memory locations. The allowable memory transfers are between: system memory and display cache, display cache and display cache, and system memory and system memory. Data to be transferred can consist of regions of memory, patterns, or solid color fills. A pattern will always be 8x8 pixels wide and may be 8, 16, or 24 bits per pixel.

The internal graphics device of the GMCH has the ability to expand monochrome data into a color depth of 8, 16, or 24 bits. BLTs can be either opaque or transparent. Opaque transfers, move the data specified to the destination. Transparent transfers, compare destination color to source color and write according to the mode of transparency selected.

Data horizontally and vertically aligned at the destination. If the destination for the BLT overlaps with the source memory location, the GMCH can specify which area in memory to begin the BLT transfer. Use of this BLT engine accelerates the Graphical User Interface (GUI) of Microsoft\* Windows. Hardware is included for all 256 raster operations (Source, Pattern, and Destination) defined by Microsoft\* , including transparent BLT.

### **4.6.7.2. Arithmetic Stretch BLT Engine**

The stretch BLT function can stretch source data in the X and Y directions to a destination larger or smaller than the source. Stretch BLT functionality expands a region of memory into a larger or smaller region using replication and interpolation.

The stretch BLT engine also provides format conversion and data alignment. Through an algorithm implemented in the mapping engine, object expansion and contraction can occur in the horizontal and vertical directions.

## **4.6.8. Hardware Motion Compensation**

The Motion Compensation (MC) process consists of reconstructing a new picture by predicting (either forward, backward or bidirectionally) the resulting pixel colors from one or more reference pictures. The GMCH intercepts the DVD pipeline at Motion Compensation and implements Motion Compensation and subsequent steps in hardware. Performing Motion Compensation in hardware reduces the processor demand of software-based MPEG-2 decoding, and thus improves system performance.

The GMCH's implementation of Hardware Motion Compensation supports a motion smoothing algorithm. When the system processor is not able to process the MPEG decoding stream in a timely manner (as can happen in software DVD implementations), the 82810E graphics device supports downsampled MPEG decoding. Downsampling allows for reduced spatial resolution in the MPEG picture while maintaining a full frame rate, and thus reduces processor load while maintaining the best video quality possible given the processor constraints.

### **4.6.9. Hardware Cursor**

The internal graphics device of the GMCH allows up to an unlimited number of cursor patterns to be stored in the display cache or system memory. Two sets of registers, contain the x and y position of the cursor relative to the upper left corner of the display. The following four cursor modes are provided:

- 32x32 2 bpp AND/XOR 2-plane mode
- 64x64 2 bpp 3-color and transparency mode
- 64x64 2 bpp AND/XOR 2-plane mode
- 64x64 2 bpp 4-color mode

### **4.6.10. Overlay Engine**

The overlay engine provides a method of merging either video capture data (from an external PCI Video Capture Adapter) or data delivered by the processor, with the graphics data on the screen. Supported data formats include YUV 4:2:2, YUV 4:2:0, YUV 4:1:0, YUV 4:1:1, RGB15, and RGB16. The source data can be mirrored horizontally or vertically or both. Overlay data comes from a buffer located system memory. Additionally, the overlay engine can be quadruple buffered in order to support flipping between different overlay images. Data can either be transferred into the overlay buffer from the host or from an external PCI adapter, such as DVD hardware or video capture hardware. Buffer swaps can be done by the host and internally synchronized with the display VBLANK.

The internal graphics device of the GMCH can accept line widths up to 720 pixels. In addition, overlay source and destination chromakeying are also supported. Overlay source/destination chromakeying enables blending of the overlay with the underlying graphics background. Destination color/chroma keying can be used to handle occluded portions of the overlay window on a pixel by pixel basis that is actually an underlay. Source color/chroma keying is used to handle transparency based on the overlay window on a pixel by pixel basis. This is used when "blue screening" an image in order to overlay the image on a new background later.

To compensate for overlay color intensity loss due to the non-linear response between display devices, the overlay engine supports independent gamma correction. In addition, the brightness, saturation, and contrast of the overlay may be independently varied.

## **4.6.11. Display**

The display function contains a RAM-based Digital-to-Analog Converter (RAMDAC) that transforms the digital data from the graphics and video subsystems to analog data for the monitor. The GMCH's integrated 230 MHz RAMDAC provides resolution support up to 1600x1200. Circuitry is incorporated to limit the switching noise generated by the DACs. Three 8-bit DACs provide the R, G, and B signals to the monitor. Sync signals are properly delayed to match any delays from the D-to-A conversion. Associated with each DAC is a 256 pallet of colors. The RAMDAC can be operated in either direct or indexed color mode. In Direct color mode, pixel depths of 15, 16, or 24 bits can be realized. Noninterlaced mode is supported. Gamma correction can be applied to the display output.

The GMCH supports a wide range of resolutions, color depths, and refresh rates via a programmable dot clock that has a maximum frequency of 230 MHz.

# **R**

### **Table 16. Partial List of Display Modes Supported**



# intel

### **Table 17. Overlay Modes Supported**



**NOTES:** 

1. Overlay support modified in the 2.2 driver

2. D = Available Desktop Mode

3. Y = Overlay Support

## **4.6.12. Flat Panel Interface / 1.8V TV-Out Interface**

The GMCH has a dedicated port for Flat Panel support. This port is a 16 bit digital port (4 control bits and 12 data bits) with a 1.8V interface for high speed signaling. The port is designed to connect to transmission devices. The port can also be used to interface with an external TV encoder that requires 1.8V signals.

Connecting the GMCH to a flat panel transmitter is demonstrated below. For more details, refer to the *Intel® 810E Chipset* Design Guide at [http://developer.intel.com/design/chipsets/designex/290675.htm.](http://developer.intel.com/design/chipsets/designex/290675.htm)

The GMCH supports a variety of Flat Panel display modes and refresh rates that require up to a 65 MHz dot clock over this interface. Table 18 shows some of the display modes supported by the GMCH. [Table](#page-99-0)  1[9](#page-99-0) shows some of the TV-Out modes supported by the GMCH.

#### **Table 18. Partial List of Flat Panel Modes Supported**



**NOTES:** 

1. These resolutions are supported via centering.



### <span id="page-99-0"></span>**Table 19. Partial List of TV-Out Modes Supported**



**NOTES:** 

1. These resolutions are supported via centering.

## **4.6.13. DDC (Display Data Channel)**

DDC is a standard defined by VESA. Its purpose is to allow communication between the host system and display. Both configuration and control information can be exchanged allowing plug-and-play systems to be realized. Support for DDC 2B is implemented.

# int<sub>e</sub>l.

# **4.7. System Reset for the GMCH**

Refer to the *Intel*<sup>®</sup> 810E Chipset Design Guide (Power Sequencing section) for details.

## **4.8. System Clock Description**

The 810E Chipset is supported by a CK810E clock synthesizer. Refer to the *Intel 810E Chipset* Design Guide for details.

### **CK810E Features (56 Pin SSOP Package):**

- 3 copies of processor Clock 66/100/133 MHz (2.5V) [processor, GCH, ITP]
- 9 copies of 100 MHz SDRAM Clocks (3.3V) [SDRAM[0:7], DClk]
- 8 copies of PCI Clock (33 MHz) (3.3V)
- 2 copies of APIC Clock @ 33 MHz, synchronous to processor Clock (2.5V)
- 1 copy of 48 MHz USB Clock (3.3V) [Non SSC] (Type 3 Buffer)
- 1 copy of 48 MHz DOT Clock (3.3V) [Non SSC] (See DOT Details)
- 2 copies of 3V 66 MHz Clock (3.3V)
- 1 copy of REF Clock @14.31818 MHz (3.3V)
- Ref. 14.31818 MHz Xtal Oscillator Input
- Power Down Pin
- Spread Spectrum Support
- IIC Support for turning off unused clocks

## **4.9. Power Management**

## **4.9.1. Specifications Supported**

The platform is compliant with the following specifications:

- APM Rev 1.2
- ACPI Rev 1.0
- PCI Power Management Rev 1.0
- PC'98/99, Rev 1.0

## **4.9.2. ACPI Rev 1.0 — Support for Resume From S3 State**

The 82810E enters self-refresh upon entering S3 (Suspend to RAM). The normal sequence is that the GMCH sends a "Precharge All banks" to SDRAM and then issues an "Enter Self-Refresh" command prior to actually entering the S3 state. However, the GMCH may issue an "Open Bank" command between these two commands, if the graphics portion is not correctly shut down prior to entering S3. The "Open Bank" command can adversely affect the memory interface in back-to-back repetitive S3-S0-S3-S0 testing activities.

There should be no request for access to the memory interface when entering S3. For processor initiated transfers, the ICHx guarantees this since it asserts STPCLK#. For I/O based traffic (e.g., such as PCI cards) all traffic should be stopped by the operating system, BIOS, and graphics driver combination.

Unified Memory Architecture (e.g., that used in the 810E chipset) requires additional precautions since the graphics controller shares memory directly with system memory. All graphics-initiated traffic needs to be stopped. The solution is to stop all graphics engines that request memory resources.

Software must disable all traffic generated by the GMCH graphics engines prior to entering S3. This includes display screen refresh (SR01 (I/O and memory offset address 3C5h (Index = 01h)), bit  $5 = 1$ ), Overlay (MMADR+68h), hardware cursor (Cursor Control Register, Memory Offset Address 70080h, bits 2:0 = 000), and the command streamer. The responsibility for this action can be in the operating system, in the system BIOS, or in the graphics driver.

The standard VGA mode only needs to disable the screen refresh since it does not start any other graphics traffic. Standard VGA drivers normally ensure this prior to entering S3 by setting the SR01 (I/O and memory offset address  $3C5h$  (Index = 01h)), bit  $5 = 1$ .

# *5. Pinout and Package Information*

## **5.1. 82810E GMCH Pinout**

[Figure 10](#page-103-0) and [Figure 11](#page-104-0) show the ball foot print of the 82810E. These figures represent the ballout by ball number. Table 19 provides an alphabetical signal listing of the ballout.

# intel

### <span id="page-103-0"></span>**Figure 10. GMCH Pinout (Top View—Left Side)**



# <span id="page-104-0"></span>**R**

### **Figure 11. GMCH Pinout (Top View—Right Side)**



### **Table 20. Alphabetical Pin Assignment**









intel.

# **R**









### *Intel® 82810E (GMCH)*

# intel.








## **5.2. Package Dimensions**

This section shows the mechanical dimensions for the 82810E. The package is a 421 Ball Grid Array (BGA).

 **Figure 12. GMCH Package Dimensions (421 BGA) – Top and Side Views** 





#### **Figure 13. GMCH Package Dimensions (421 BGA) – Bottom View**

#### **Table 21. GMCH Package Dimensions (421 BGA)**



**NOTES:** Notes:

1. All dimensions and tolerances conform to ANSI Y14.5-1982

2. Dimension is measured at maximum solder ball diameter parallel to primary datum (-C-)

3. Primary Datum (-C-) and seating plane are defined by the spherical crowns of the solder balls.

### <span id="page-110-0"></span>INL **R**

# *6. Testability*

In the GMCH, the testability for Automated Test Equipment (ATE) board level testing has been changed from the traditional NAND chain mode to a XOR chain. The GMCH pins are grouped in seven XOR chains.

An XOR-Tree is a chain of XOR gates each with one of its inputs connected to a GMCH input pin or bidirectional pin (used as an input pin only). The other input of each XOR gate connects to the noninverted output of the previous XOR gate in the chain. The first XOR gate of each chain will have one pin internally connected tied to Vcc. The output of the last XOR gate is the chain output. Figure 14 shows the GMCH XOR chain implementation.

#### **Figure 14. XOR Tree Implementation**



#### **Tri-state GMCH Outputs**

When testing other devices in the system, the GMCH outputs can be tri-stated. To tri-state these outputs pull the LMD30 pin high (3.3V) prior to deasserting RESET#. The following sequence will put the GMCH into tri-state mode:

- 1. Deassert RESET# high and LMD30 high
- 2. Assert RESET# low; maintain LMD30 high
- 3. Deassert RESET# high; maintain LMD30 high
- 4. RESET# must be maintained high for the duration of testing.

No external clocking of the GMCH is required.

### **6.1. XOR TREE Testability Algorithm Example**

XOR tree testing allows users to check, for example, opens and shorts to VCC or GND. An example algorithm to do this is shown in Table 22.



#### **Table 22. XOR Test Pattern Example**

In this example, Vector 1 applies all "0s" to the chain inputs. The outputs being non-inverting, will consistently produce a "1" at the XOR chain output on a good board. One short to Vcc (or open floating to Vcc) will cause a "0" at the chain output, signaling a defect.

Likewise, applying Vector 7 (all "1") to chain inputs (given that there are an even number of signals in the chain), will consistently produce a "1" at the XOR chain output on a good board. One short to Vss (or open floating to Vss) will cause a "0" at the chain output, signaling a defect. It is important to note that the number of inputs pulled to "1" will affect the expected chain output value. If the number chain inputs pulled to "1" is even, then expect "1" at XOR-out; otherwise, if odd, expect "0".

Continuing to Illustrate with the example pattern in Table 22, as the pins are driven to "1" across the chain in sequence, XOR-out will toggle between "0" and "1". Any break in the toggling sequence (e.g., "1011") will identify the location of the short or open.

### **6.1.1. Test Pattern Consideration for XOR Chain 7**

Bi-directional pins HLSTRB (chain 7) and HLSTRB# (chain 6) must always be complementary to each other. For example, if a "1" is driven on to HLSTRB, a "0" must be driven on HLSTRB# and vice versa. This will need to be considered in applying test patterns to this chain.

### **intal R**

### **6.2. XOR Tree Initialization**

### **6.2.1. Chain [1:2, 4:7] Initialization**

On chains [1:2,4:7], all that is required to prepare the device for XOR chain testing is to pull LMD31 high (+3.3V) prior to the deasserting RESET#. LMD31 must be brought back to a low state after this sequence, as this pin is part of XOR chain 2. The following sequence will put the GMCH into XOR testability mode:

- 1. Deassert RESET# high and LMD31 (high)
- 2. Assert RESET# low; maintain LMD31 (high)
- 3. Deassert RESET# high; maintain LMD31 (high)
- 4. RESET# must be maintained high for the duration of testing.

No external clocking of the GMCH is required for testing these chains.

### **6.2.2. Chain 3 Initialization**

To test XOR chain 3, a different initialization sequence is required. The following steps need to be implemented:

- 1. Provide clocks at a minimum frequency of 10 MHz to the GMCH host clock (HCLK), hub interface clock (HLCLK), and display interface clock (DCLKREF). Phase relationship between HCLK and HLCLK must be maintained such that they are 180 degrees out of phase, and their edges line up within 400 pS.
- 2. Deassert RESET# high and assert LMD31 high
- 3. Assert RESET# low for 35,000 HLCLKs; maintain LMD31 high
- 4. Deassert RESET# high for 35,000 HLCLKs; maintain LMD31 high
- 5. Chain #3 is now initialized and ready to begin XOR test. RESET# must be maintained high for the duration of testing.

# **int**

### **6.3. XOR Chain Pin Assignment**







**NOTES:** 

1. Chain 1 = Odd Number of XOR Gates: All "1s" yields LRAS# = "0"

1. Chain 2 = Even Number of XOR gates: All "1s" yields LWE# = "1"

# intel

### **Table 25. XOR Chain 3**



### **Table 25. XOR Chain 3**



**NOTES:** 

1. Chain 3 = Even Number of XOR Gates: All "1s" yields LTVDATA0 = "1"

# **int**

### **Table 26. XOR Chain 4**



### **Table 26. XOR Chain 4**



1. Chain 4 = Even Number of XOR Gates: All "1s" yields SDQM3 = "1"

# **R**

### **Table 27. XOR Chain 5**



### **Table 27. XOR Chain 5**



**NOTES:** 

1. Chain 5 = Odd Number of XOR Gates: All "1s" yields SMAA0 = "0"

# **int**

### **Table 28. XOR Chain 6**



### **Table 28. XOR Chain 6**



1. Chain 6 = Odd Number of XOR Gates: All "1s" yields SCS2# = "1"

# **R**

#### **Table 29. XOR Chain 7**



### **Table 29. XOR Chain 7**



**NOTES:** 

1. Chain 7 = Odd Number of XOR Gates: All "1s" yields SWE# = "1"