

# 16-CHANNEL LED DRIVER WITH DOT CORRECTION AND GRAYSCALE PWM CONTROL

### **FEATURES**

- 16 Channels
- 12-Bit (4096 Steps) Grayscale PWM Control
- **Dot Correction** 
  - 6 Bit (64 Steps)
- **Drive Capability (Constant-Current Sink)** 
  - 0 mA to 80 mA
- LED Power Supply Voltage up to 17 V
- $V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$
- **Serial Data Interface**
- **Controlled In-Rush Current**
- 30-MHz Data Transfer Rate
- **CMOS Level I/O**
- **Error Information** 
  - LOD: LED Open Detection TEF: Thermal Error Flag

#### **APPLICATIONS**

Monocolor, Multicolor, Full-Color LED Displays


SLVS589D-JULY 2005-REVISED JANUARY 2008

- **LED Signboards**
- **Display Back-Lighting**

#### **DESCRIPTION**

The TLC5941 is a 16-channel, constant-current sink, LED driver. Each channel has an individually adjustable 4096-step grayscale PWM brightness control and a 64-step constant-current sink (dot correction). The dot correction adjusts the brightness variations between LED channels and other LED drivers. Both grayscale control and dot correction are accessible via a serial interface. A single external resistor sets the maximum current value of all 16 channels.

The TLC5941 features two error information circuits. The LED open detection (LOD) indicates a broken or disconnected LED at an output terminal. The thermal error flag (TEF) indicates an overtemperature condition.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>	PART NUMBER
-40°C to 85°C	28-pin HTSSOP PowerPAD™	TLC5941PWP
-40°C to 85°C	32-pin 5 mm x 5 mm QFN	TLC5941RHB
-40°C to 85°C	28-pin PDIP	TLC5941NT

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS.**

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
VI	Input voltage range <sup>(2)</sup>	VCC	–0.3 V to 6 V
Io	Output current (dc)		90 mA
$V_{I}$	Input voltage range	$V_{(BLANK)},V_{(SCLK)},V_{(XLAT)},V_{(MODE)},V_{(SIN)},V_{(GSCLK)},V_{(IREF)},V_{(TEST)}$	-0.3 V to V <sub>CC</sub> +0.3 V
V	Output voltage range	$V_{(SOUT)}, V_{(XERR)}$	-0.3 V to V <sub>CC</sub> +0.3 V
v <sub>O</sub>	V <sub>O</sub> Output voltage range	V <sub>(OUT0)</sub> to V <sub>(OUT15)</sub>	–0.3 V to 18 V
	ESD rating	HBM (JEDEC JESD22-A114, Human Body Model)	2 kV
	ESD failing	CDM (JEDEC JESD22-C101, Charged Device Model)	500 V
$T_{J(max)}$	Operating junction temperature		150°C
T <sub>stg</sub>	Storage temperature range		-55°C to 150°C
T <sub>A</sub>	Operating ambient temperature ra	ange	–40°C to 85°C
		HTSSOP (PWP) <sup>(4)</sup>	31.58°C/W
	Package thermal impedance (3)	QFN (RHB) <sup>(4)</sup>	35.9°C/W
		PDIP (NT)	48°C/W

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

(4) With PowerPAD soldered on PCB with 2-oz. trace of copper. See TI application report SLMA002 for further information.

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
DC Char	acteristics	,	<u> </u>		
V <sub>CC</sub>	Supply Voltage		3	5.5	٧
Vo	Voltage applied to output (OU	T0 - OUT15)		17	٧
V <sub>IH</sub>	High-level input voltage		0.8 V <sub>CC</sub>	V <sub>CC</sub>	٧
V <sub>IL</sub>	Low-level input voltage		GND	0.2 V <sub>CC</sub>	٧
l <sub>он</sub>	High-level output current	V <sub>CC</sub> = 5 V at SOUT		-1	mA
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 5 V at SOUT, XERR		1	mA
OLC	Constant output current	OUT0 to OUT15		80	mA
Γ <sub>J</sub>	Operating junction temperature	9	-40	125	°C
ΓΑ	Operating free-air temperature	range	-40	85	°C
	acteristics V to 5.5 V, T <sub>A</sub> = -40°C to 85°C (u	inless otherwise noted)			
f <sub>(SCLK)</sub>	Data shift clock frequency	SCLK		30	MHz
f <sub>(GSCLK)</sub>	Grayscale clock frequency	GSCLK		30	MHz
t <sub>wh0</sub> /t <sub>wl0</sub>	SCLK pulse duration	SCLK = H/L (See Figure 12)	16		ns
t <sub>wh1</sub> /t <sub>wl1</sub>	GSCLK pulse duration	GSCLK = H/L (See Figure 12)	16		ns
t <sub>wh2</sub>	XLAT pulse duration	XLAT = H (See Figure 12)	20		ns
wh3	BLANK pulse duration	BLANK = H (See Figure 12)	20		ns
t <sub>su0</sub>		SIN - SCLK↑ (See Figure 12)	5		
su1		SCLK↓ - XLAT↑ (See Figure 12)	10		
su2	Catua tima	MODE↑↓ - SCLK↑ (See Figure 12)	10		
su3	Setup time	MODE↑↓ - XLAT↑ (See Figure 12)	10		ns
su4		BLANK↓ - GSCLK↑ (See Figure 12)	10		
t <sub>su5</sub>		XLAT↑ - GSCLK↑ (See Figure 12)	30		
t <sub>h0</sub>		SCLK↑ - SIN (See Figure 12)	3		
h1		XLAT↓ - SCLK↑ (See Figure 12)	10		
t <sub>h2</sub>	Hold Time	SCLK↑ - MODE↑↓ (See Figure 12)	10		ns
t <sub>h3</sub>		XLAT↓ - MODE↑↓ (See Figure 12)	10		
t <sub>h4</sub>		GSCLK↑ - BLANK↑ (See Figure 12)	10		

### **DISSIPATION RATINGS**

PACKAGE	POWER RATING T <sub>A</sub> < 25°C	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	POWER RATING T <sub>A</sub> = 70°C	POWER RATING T <sub>A</sub> = 85°C
28-pin HTSSOP with PowerPAD™ soldered <sup>(1)</sup>	3958 mW	31.67 mW/°C	2533 mW	2058 mW
28-pin HTSSOP without PowerPAD™ soldered	2026 mW	16.21 mW/°C	1296 mW	1053 mW
32-pin QFN <sup>(1)</sup>	3482 mW	27.86 mW/°C	2228 mW	1811 mW
28-pin PDIP	2456 mW	19.65 mW/°C	1572 mW	1277 mW

<sup>(1)</sup> The PowerPAD is soldered to the PCB with a 2-oz. copper trace. See application report SLMA002 for further information.



### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 3 V to 5.5 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI T
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -1$ mA, SOUT	V <sub>CC</sub> -0.5			٧
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA, SOUT			0.5	V
		$V_{I} = V_{CC}$ or GND; BLANK, TEST, GSCLK, SCLK, SIN, XLAT pin	-1		1	
II	Input current	V <sub>I</sub> = GND; MODE pin	-1		1	μΑ
		$V_I = V_{CC}$ ; MODE pin			50	
		No data transfer, all output OFF, $V_O = 1 \text{ V}$ , $R_{(IREF)} = 10 \text{ k}\Omega$		0.9	6	
	Cupply ourrent	No data transfer, all output OFF, $V_O = 1 \text{ V}$ , $R_{(IREF)} = 1.3 \text{ k}\Omega$		5.2	12	m A
I <sub>CC</sub>	Supply current	Data transfer 30 MHz, all output ON, $V_O = 1 \text{ V}$ , $R_{(IREF)} = 1.3 \text{ k}\Omega$		16	25	mA
		Data transfer 30 MHz, all output ON, $V_O = 1 V$ , $R_{(IREF)} = 640 \Omega$		30	60	
I <sub>O(LC)</sub>	Constant output current	All output ON, $V_O = 1 \text{ V}$ , $R_{(IREF)} = 640 \Omega$	54	61	69	mA
I <sub>lkg</sub>	Leakage output current	All output OFF, $V_O$ = 15 V, $R_{(IREF)}$ = 640 $\Omega$ , OUT0 to OUT15			0.1	μΑ
		All output ON, $V_O$ = 1 V, $R_{(IREF)}$ = 640 $\Omega$ , OUT0 to OUT15, $-20^{\circ}\text{C}$ to $85^{\circ}\text{C}^{(1)}$		±1	<u>±</u> 4	%
Λ1	Constant sink current	All output ON, $V_O = 1 \text{ V}$ , $R_{(IREF)} = 640 \Omega$ , OUT0 to OUT15 <sup>(1)</sup>		±1	±8	
$\Delta I_{O(LC0)}$	error	All output ON, $V_O$ = 1 V, $R_{(IREF)}$ = 480 $\Omega$ , OUT0 to OUT15, $-20^{\circ}\text{C}$ to $85^{\circ}\text{C}^{(1)}$		±1	±6	%
		All output ON, $V_O = 1 \text{ V}$ , $R_{(IREF)} = 480 \Omega$ , OUT0 to OUT15 <sup>(1)</sup>		±1	±8	
$\Delta I_{O(LC1)}$	Constant sink current error	Device to device, averaged current from OUT0 to OUT15, $R_{(IREF)} = 1920~\Omega$ (20 mA) $^{(2)}$		-2, 0.4	±4	%
$\Delta I_{O(LC2)}$	Constant sink current error	Device to device, averaged current from OUT0 to OUT15, $R_{(IREF)} = 480 \ \Omega \ (80 \ mA)^{(2)}$		-2.7, 2	±4	%
A.I.	Line regulation	All output ON, $V_O$ = 1 V, $R_{(IREF)}$ = 640 $\Omega$ OUT0 to OUT15, $V_{CC}$ = 3 V to 5.5 $V^{(3)}$		±1	±4	%/
$\Delta I_{O(LC3)}$	Line regulation	All output ON, $V_O$ = 1 V, $R_{(IREF)}$ = 480 $\Omega$ OUT0 to OUT15, $V_{CC}$ = 3 V to 5.5 $V^{(3)}$		±1	±6	V
A.I.	l and an adding	All output ON, $V_O = 1 \text{ V to 3 V}$ , $R_{(IREF)} = 640 \Omega$ , OUT0 to OUT15 <sup>(4)</sup>		<u>+</u> 2	±6	%/
$\Delta I_{O(LC4)}$	Load regulation	All output ON, $V_O = 1 \text{ V to } 3 \text{ V}$ , $R_{(IREF)} = 480 \Omega$ , OUT0 to OUT15 <sup>(4)</sup>		<u>+</u> 2	±8	V
T <sub>(TEF)</sub>	Thermal error flag threshold	Junction temperature (5)	150		170	°C
$V_{(LED)}$	LED open detection threshold			0.3	0.4	٧
$V_{(IREF)}$	Reference voltage output	$R_{I(REF)} = 640 \Omega$	1.20	1.24	1.28	٧

The deviation of each output from the average of OUT0-15 constant current. It is calculated by Equation 1 in Table 1.

The deviation of average of OUT1-15 constant current from the ideal constant-current value. It is calculated by Equation 2 in Table 1.

The ideal current is calculated by Equation 3 in Table 1.

The line regulation is calculated by Equation 4 in Table 1. The load regulation is calculated by Equation 5 in Table 1.

Not tested. Specified by design.



### **Table 1. Test Parameter Equations**

$$\Delta(\%) = \frac{I_{\text{OUTavg}} - I_{\text{OUTavg}} \times 100}{I_{\text{OUTavg}} - I_{\text{OUT}(\text{IDEAL})}} \times 100$$

$$\Delta(\%) = \frac{I_{\text{OUT(IDEAL})}}{I_{\text{OUT(IDEAL})}} \times 100$$

$$I_{\text{OUT(IDEAL})} = 31.5 \times \left(\frac{1.24 \text{V}}{\text{R}_{\text{IREF}}}\right)$$

$$\Delta(\%/\text{V}) = \frac{(I_{\text{OUTn}} \text{ at V}_{\text{CC}} = 5.5 \text{V}) - (I_{\text{OUTn}} \text{ at V}_{\text{CC}} = 3.0 \text{V})}{(I_{\text{OUTn}} \text{ at V}_{\text{CC}} = 3.0 \text{V})} \times \frac{100}{2.5}$$

$$\Delta(\%/\text{V}) = \frac{(I_{\text{OUTn}} \text{ at V}_{\text{OUTn}} = 3.0 \text{V}) - (I_{\text{OUTn}} \text{ at V}_{\text{OUTn}} = 1.0 \text{V})}{(I_{\text{OUTn}} \text{ at V}_{\text{OUTn}} = 1.0 \text{V})} \times \frac{100}{2.0}$$
(5)


### **SWITCHING CHARACTERISTICS**

 $V_{CC} = 3 \text{ V to } 5.5 \text{ V}, C_L = 15 \text{ pF}, T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r0</sub>	Rise time	SOUT			16	20
t <sub>r1</sub>	nise time	OUTn, $V_{CC} = 5 \text{ V}$ , $T_A = 60^{\circ}\text{C}$ , $DCn = 3\text{Fh}$		10	30	ns
t <sub>f0</sub>	Fall time	SOUT			16	2
t <sub>f1</sub>	raii tiine	OUTn, $V_{CC} = 5 \text{ V}$ , $T_A = 60^{\circ}\text{C}$ , $DCn = 3\text{Fh}$		10	30	ns
t <sub>pd0</sub>		SCLK - SOUT (see Figure 12)			30	ns
t <sub>pd1</sub>		BLANK - OUT0 (see Figure 12)			60	ns
t <sub>pd2</sub>	Propagation delay time	OUTn - XERR (see Figure 12)			1000	ns
t <sub>pd3</sub>		GSCLK - OUT0 (see Figure 12)			60	ns
t <sub>pd4</sub>		XLAT - I <sub>OUT</sub> (dot correction) (see Figure 12)			1000	ns
t <sub>d</sub>	Output delay time	OUTn - OUT(n+1) (see Figure 12)		20	30	ns
t <sub>on_err</sub>	Output on-time error	t <sub>outon</sub> - T <sub>gsclk</sub> (see Figure 12), GSn = 01h, GSCLK = 11 MHz	10	<del>-</del> 50	-90	ns



#### **DEVICE INFORMATION**



NC - No internal connection



# **TERMINAL FUNCTION**

TERMINAL							
NT		PWP RHB		I/O	DESCRIPTION		
NAME	NO.	NO.	NO.				
BLANK	23	2	31	ı	Blank all outputs. When BLANK = H, all OUTn outputs are forced OFF. GS counter is also reset. When BLANK = L, OUTn are controlled by grayscale PWM control.		
GND	22	1	30	G	Ground		
GSCLK	18	25	24	I	Reference clock for grayscale PWM control		
IREF	20	27	26	I/O	Reference current terminal		
NC	-	-	12, 13, 28, 29		No connection		
OUT0	28	7	4	0	Constant-current output		
OUT1	1	8	5	0	Constant-current output		
OUT2	2	9	6	0	Constant-current output		
OUT3	3	10	7	0	Constant-current output		
OUT4	4	11	8	0	Constant-current output		
OUT5	5	12	9	0	Constant-current output		
OUT6	6	13	10	0	Constant-current output		
OUT7	7	14	11	0	Constant-current output		
OUT8	8	15	14	0	Constant-current output		
OUT9	9	16	15	0	Constant-current output		
OUT10	10	17	16	0	Constant-current output		
OUT11	11	18	17	0	Constant-current output		
OUT12	12	19	18	0	Constant-current output		
OUT13	13	20	19	0	Constant-current output		
OUT14	14	21	20	0	Constant-current output		
OUT15	15	22	21	0	Constant-current output		
SCLK	25	4	1	I	Serial data shift clock		
SIN	26	5	2	I	Serial data input		
SOUT	17	24	23	0	Serial data output		
TEST	19	26	25	I	Test pin: TEST must be connected to VCC.		
VCC	21	28	27	I	Power supply voltage.		
MODE	27	6	3	I	Input mode-change pin. When MODE = GND, the device is in GS mode. When MODE = $V_{CC}$ , the device is in DC mode.		
XERR	16	23	22	0	Error output. XERR is an open-drain terminal. XERR goes L when LOD or TEF is detected.		
XLAT	24	3	32	I	Level triggered latch signal. When XLAT = high, the TLC5941 writes data from the input shift register to either GS register (MODE = low) or DC register (MODE = high). When XLAT=low, the data in the GS or DC registers is held constant and does not change.		



#### PARAMETER MEASUREMENT INFORMATION

#### PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

Resistor values are equivalent resistance and not tested.




Figure 1. Input and Output Equivalent Circuits



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 2. Parameter Measurement Circuits



## **Typical Characteristics**




Figure 3.






Figure 5.







## **Typical Characteristics (continued)**





Figure 7.



#### DELTA OUTPUT CURRENT vs OUTPUT CURRENT






Figure 8.

#### **DOT CORRECTION LINEARITY (ABS Value)**





# **Typical Characteristics (continued)**





#### PRINCIPLES OF OPERATION

#### **SERIAL INTERFACE**

The TLC5941 has a flexible serial interface, which can be connected to microcontrollers or digital signal processors in various ways. Only 3 pins are needed to input data into the device. The rising edge of SCLK signal shifts the data from the SIN pin to the internal register. After all data is clocked in, a high-level pulse of XLAT signal latches the serial data to the internal registers. The internal registers are level-triggered latches of XLAT signal. All data are clocked in with the MSB first. The length of serial data is 96 bit or 192 bit, depending on the programming mode. Grayscale data and dot correction data can be entered during a grayscale cycle. Although new grayscale data can be clocked in during a grayscale cycle, the XLAT signal should only latch the grayscale data at the end of the grayscale cycle. Latching in new grayscale data immediately overwrites the existing grayscale data. Figure 12 shows the timing chart. More than two TLC5941s can be connected in series by connecting an SOUT pin from one device to the SIN pin of the next device. An example of cascading two TLC5941s is shown in Figure 13. The SOUT pin can also be connected to the controller to receive status information from TLC5941 as shown in Figure 22.




Figure 12. Serial Data Input Timing Chart




Figure 13. Cascading Two TLC5941 Devices






Figure 14. Timing Chart for Two Cascaded TLC5941 Devices

#### **ERROR INFORMATION OUTPUT**

The open-drain output XERR is used to report both of the TLC5941 error flags, TEF and LOD. During normal operating conditions, the internal transistor connected to the XERR pin is turned off. The voltage on XERR is pulled up to  $V_{CC}$  through an external pullup resistor. If TEF or LOD is detected, the internal transistor is turned on, and XERR is pulled to GND. Because XERR is an open-drain output, multiple ICs can be ORed together and pulled up to  $V_{CC}$  with a single pullup resistor. This reduces the number of signals needed to report a system error (see Figure 22).

To differentiate LOD and TEF signal from XERR pin, LOD can be masked out with BLANK = HIGH.

ERROR CO	ERROR INI	FORMATION	SIGNALS		
TEMPERATURE	OUTn VOLTAGE	TEF	LOD	BLANK	XERR
$T_J < T_{(TEF)}$	Don't Care	L	X	H	Н
$T_J > T_{(TEF)}$	Don't Care	Н	X		L
Т .Т	OUTn > V <sub>(LED)</sub>	L	L		Н
$T_{J} < T_{(TEF)}$	$OUTn < V_{(LED)}$	L	Н		L
Т.Т	OUTn > V <sub>(LED)</sub>		L	_ <b>L</b>	L
$T_{J} > T_{(TEF)}$	$OUTn < V_{(LED)}$	Н	Н		L

**Table 2. XERR Truth Table** 

### **TEF: THERMAL ERROR FLAG**

The TLC5941 provides a temperature error flag (TEF) circuit to indicate an overtemperature condition of the IC. If the junction temperature exceeds the threshold temperature (160C typical), TEF becomes H and XERR pin goes to low level. When the junction temperature becomes lower than the threshold temperature, TEF becomes L and XERR pin becomes high impedance. TEF status can also be read out from the TLC5941 status register.



#### **LOD: LED OPEN DETECTION**

The TLC5941 has an LED-open detection circuit that detects broken or disconnected LED's. The LED open detector pulls the XERR pin to GND when an open LED is detected. XERR and the corresponding error bit in the Status Information Data is only active under the following open LED conditions.

- 1. OUTn is on and the time tpd2 (1 µs typical) has passed.
- 2. The voltage of OUTn is < 0.3V (typical)

The LOD status of each output can be also read out from the SOUT pin. See the *STATUS INFORMATION OUTPUT* section for details. The LOD error bits are latched into the Status Information Data when XLAT returns to a low after a high. Therefore, the XLAT pin must be pulsed high then low while XERR is active in order to latch the LOD error into the Status Information Data for subsequent reading via the serial shift register.

#### **DELAY BETWEEN OUTPUTS**

The TLC5941 has graduated delay circuits between outputs. These circuits can be found in the constant current driver block of the device (see the functional block diagram). The fixed-delay time is 20ns (typical), OUT0 has no delay, OUT1 has 20ns delay, and OUT2 has 40ns delay, etc. The maximum delay is 300ns from OUT0 to OUT15. The delay works during switch on and switch off of each output channel. These delays prevent large inrush currents which reduces the bypass capacitors when the outputs turn on.

#### **OUTPUT ENABLE**

All OUTn channels of the TLC5941 can be switched off with one signal. When BLANK is set high, all OUTn channels are disabled, regardless of logic operations of the device. The grayscale counter is also reset. When BLANK is set low, all OUTn channels work under normal conditions. If BLANK goes low and then back high again in less than 300ns, all outputs programmed to turn on still turn on for either the programmed number of grayscale clocks, or the length of time that the BLANK signal was low, which ever is lower. For example, if all outputs are programmed to turn on for 1ms, but the BLANK signal is only low for 200ns, all outputs still turn on for 200ns, even though some outputs are turning on after the BLANK signal has already gone high.

**Table 3. BLANK Signal Truth Table** 

BLANK	OUT0 - OUT15
LOW	Normal condition
HIGH	Disabled

Copyright © 2005–2008, Texas Instruments Incorporated



#### SETTING MAXIMUM CHANNEL CURRENT

The maximum output current per channel is programmed by a single resistor,  $R_{(IREF)}$ , which is placed between IREF pin and GND pin. The voltage on IREF is set by an internal band gap  $V_{(IREF)}$  with a typical value of 1.24 V. The maximum channel current is equivalent to the current flowing through  $R_{(IREF)}$  multiplied by a factor of 31.5. The maximum output current can be calculated by Equation 6:

$$I_{\text{max}} = \frac{V_{\text{(IREF)}}}{R_{\text{(IREF)}}} \times 31.5 \tag{6}$$

where:

 $V_{(IREF)} = 1.24 \text{ V}$ 

 $R_{(IREF)}$  = User-selected external resistor.

 $I_{max}$  must be set between 5 mA and 80 mA. The output current may be unstable if  $I_{max}$  is set lower than 5 mA. Output currents lower than 5 mA can be achieved by setting Imax to 5 mA or higher and then using dot correction.

Figure 3 shows the maximum output current  $I_O$  versus  $R_{(IREF)}$ .  $R_{(IREF)}$  is the value of the resistor between IREF terminal to GND, and  $I_O$  is the constant output current of OUT0 to OUT15. A variable power supply may be connected to the IREF pin through a resistor to change the maximum output current per channel. The maximum output current per channel is 31.5 times the current flowing out of the IREF pin.

#### POWER DISSIPATION CALCULATION

The device power dissipation needs to be below the power dissipation rate of the device package to ensure correct operation. Equation 7 calculates the power dissipation of device:

$$P_{D} = \left(V_{CC} \times I_{CC}\right) + \left(V_{OUT} \times I_{MAX} \times N \times \frac{DC_{n}}{63} \times d_{PWM}\right)$$
(7)

where:

 $V_{\text{CC}}$ : device supply voltage

I<sub>CC</sub>: device supply current

V<sub>OUT</sub>: TLC5941 OUTn voltage when driving LED current

 $I_{\text{MAX}}$ : LED current adjusted by  $R_{(\text{IREF})}$  Resistor

DC<sub>n</sub>: maximum dot correction value for OUTn

N: number of OUTn driving LED at the same time

d<sub>PWM</sub>: duty cycle defined by BLANK pin or GS PWM value

#### **OPERATING MODES**

The TLC5941 has two operating modes defined by MODE as shown in Table 4. The GS and DC registers are set to random values that are not known just after power on. The GS and DC values must be programmed before turning on the outputs. Please note that when initially setting GS and DC data after power on, the GS data must be set before the DC data is set. Failure to set GS data before DC data may result in the first bit of GS data being lost. XLAT must be low when the MODE pin goes high-to-low or low-to-high to change back and forth between GS mode and DC mode.

**Table 4. TLC5941 Operating Modes Truth Table** 

MODE	INPUT SHIFT REGISTER	OPERATING MODE
GND	192 bit	Grayscale PWM Mode
V <sub>CC</sub>	96 bit	Dot Correction Data Input Mode



#### **SETTING DOT CORRECTION**

The TLC5941 has the capability to fine-adjust the output current of each channel (OUT0 to OUT15) independently. This is also called dot correction. This feature is used to adjust the brightness deviations of LEDs connected to the output channels OUT0 to OUT15. Each of the 16 channels can be programmed with a 6-bit word. The channel output can be adjusted in 64 steps from 0% to 100% of the maximum output current  $I_{max}$ . The TEST pin must be connected to VCC to ensure proper operation of the dot correction circuitry. Equation 8 determines the output current for each output n:

$$I_{OUTn} = I_{max} \times \frac{DCn}{63}$$
(8)

where:

 $I_{max}$  = the maximum programmable output current for each output.

DCn = the programmed dot correction value for output n (<math>DCn = 0 to 63).

n = 0 to 15

Figure 15 shows the dot correction data packet format which consists of 6 bits x 16 channel, total 96 bits. The format is Big-Endian format. This means that the MSB is transmitted first, followed by the MSB-1, etc. The DC 15.5 in Figure 15 stands for the 5<sup>th</sup>-most significant bit for output 15.



Figure 15. Dot Correction Data Packet Format

When MODE is set to VCC, the TLC5941 enters the dot correction data input mode. The length of input shift register becomes 96bits. After all serial data are shifted in, the TLC5941 writes the data in the input shift register to DC register when XLAT is high, and holds the data in the DC register when XLAT is low. The DC register is a level triggered latch of XLAT signal. Since XLAT is a level-triggered signal, SCLK and SIN must not be changed while XLAT is high. After XLAT goes low, data in the DC register is latched and does not change. BLANK signal does not need to be high to latch in new data. When XLAT goes high, the new dot-correction data immediately becomes valid and changes the output currents if BLANK is low. XLAT has setup time (tsu1) and hold time (th1) to SCLK as shown in Figure 12.

Copyright © 2005–2008, Texas Instruments Incorporated



To input data into the dot correction register, MODE must be set to  $V_{CC}$ . The internal input shift register is then set to 96-bit width. After all serial data are clocked in, a rising edge of XLAT is used to latch the data into the dot correction register. Figure 16 shows the dc data input timing chart.




Figure 16. Dot Correction Data Input Timing Chart



#### **SETTING GRAYSCALE**

The TLC5941 can adjust the brightness of each channel OUTn using a PWM control scheme. The use of 12 bits per channel results in 4096 different brightness steps, from 0% to 100% brightness. Equation 9 determines the brightness level for each output n:

Brightness in 
$$\% = \frac{GSn}{4095} \times 100$$
 (9)

where:

GSn = the programmed grayscale value for output n (GSn = 0 to 4095)

n = 0 to 15

Grayscale data for all OUTn

The input shift register enters grayscale data into the grayscale register for all channels simultaneously. The complete grayscale data format consists of 16 x 12 bit words, which forms a 192-bit wide data packet (see Figure 17). The data packet must be clocked in with the MSB first.



Figure 17. Grayscale Data Packet Format

When MODE is set to GND, the TLC5941 enters the grayscale data input mode. The device switches the input shift register to 192-bit width. After all data is clocked in, a rising edge of the XLAT signal latches the data into the grayscale register (see Figure 18). New grayscale data immediately becomes valid at the rising edge of the XLAT signal; therefore, new grayscale data should be latched at the end of a grayscale cycle when BLANK is high. The first GS data input cycle after dot correction requires an additional SCLK pulse after the XLAT signal to complete the grayscale update cycle. All GS data in the input shift register is replaced with status information data (SID) after updating the grayscale register.




Figure 18. Grayscale Data Input Timing Chart

Copyright © 2005–2008, Texas Instruments Incorporated



#### STATUS INFORMATION OUTPUT

The TLC5941 does have a status information register, which can be accessed in grayscale mode (MODE = GND). After the XLAT signal latches the data into the GS register, the input shift register data is replaced with status information data (SID) of the device (see Figure 18). LOD, TEF, and dot-correction register data can be read out at the SOUT pin. The status information data packet is 192 bits wide. Bits 0 – 15 contain the LOD status of each channel. Bit 16 contains the TEF status. Bits 24 – 119 contain the data of the dot-correction register. The remaining bits are reserved. The complete status information data packet is shown in Figure 19.

SOUT outputs the MSB of the SID at the same time the SID are stored in the SID register, as shown in Figure 20. The next SCLK pulse, which will be the clock for receiving the MSB of the next grayscale data, transmits MSB-1 of SID. If output voltage is < 0.3 V (typical) when the output sink current turns on, LOD status flag becomes active. The LOD status flag is an internal signal which pulls XERR pin down to low when the LOD status flag becomes active. The delay time, tpd2 (1  $\mu$ s maximum), is from the time of turning on the output sink current to the time LOD status flag becomes valid. The timing for each channels LOD status to become valid is shifted by the 30-ns (maximum), channel-to-channel turn-on time. After the first GSCLK goes high, OUT0 LOD status is valid; tpd3 + tpd2 = 60 nS + 1  $\mu$ s = 1.06  $\mu$ s. OUT1 LOD status is valid; tpd3 + td + tpd2 = 60 ns + 30 ns + 1  $\mu$ s = 1.09  $\mu$ s. OUT2 LOD status is valid; tpd3 + 2\*td + tpd2 = 1.12  $\mu$ s, and so on. It takes 1.51 $\mu$ s maximum (tpd3 + 15\*td + tpd2) from the first GSCLK rising edge until all LOD become valid; tsuLOD must be > 1.51  $\mu$ s (see Figure 20) to ensure that all LOD data are valid.




Figure 19. Status Information Data Packet Format






Figure 20. Readout Status Information Data (SID) Timing Chart

The LOD status of each output can be read out from the SOUT pin. The LOD error bits are latched into the Status Information Data when XLAT returns to a low after a high. Therefore, the XLAT pin must be pulsed high then low while XERR is active in order to latch the LOD error into the Status Information Data for subsequent reading via the serial shift register.



#### **GRAYSCALE PWM OPERATION**

The grayscale PWM cycle starts with the falling edge of BLANK. The first GSCLK pulse after BLANK goes low increases the grayscale counter by one and switches on all OUTn with grayscale value not zero. Each following rising edge of GSCLK increases the grayscale counter by one. The TLC5941 compares the grayscale value of each output OUTn with the grayscale counter value. All OUTn with grayscale values equal to the counter values are switched off. A BLANK=H signal after 4096 GSCLK pulses resets the grayscale counter to zero and completes the grayscale PWM cycle (see Figure 21). When the counter reaches a count of FFFh, the counter stops counting and all outputs turn off. Pulling BLANK high before the counter reaches FFFh immediately resets the counter to zero.




Figure 21. Grayscale PWM Cycle Timing Chart

#### **Output On Time**

The amount of time that each output is turned on is a function of the grayscale clock frequency and the programmed grayscale PWM value. The on-time of each output can be calculated using Equation 10.

$$T_{on_n} = \frac{GSn}{f_{(GSCLK)}} + t_{on_{err}}$$
(10)

#### Where

- T on, is the time that OUTn turns on and sinks current
- GSn is OUTn's programmed grayscale PWM value between 0 and 4095
- ton err is the Output on time error defined in the Switching Characteristics Table

When using Equation 10 with very high GSCLK frequencies and very low grayscale PWM values, the resulting T\_on time may be negative. If T\_on is negative, the output does not turn on. For example, using f(GSCLK) = 30 MHz, GSn = 1, and the typical  $t_{on err}$  = 50 nS, Equation 10 calculates that OUTn turns on for -16.6 nS. This output may not turn on under these conditions. Increasing the PWM value or reducing the GSCLK clock frequency ensures turn-on.



#### **SERIAL DATA TRANSFER RATE**

Figure 22 shows a cascading connection of *n* TLC5941 devices connected to a controller, building a basic module of an LED display system. There is no TLC5941 limitation to the maximum number of ICs that can be cascaded. The maximum number of cascading TLC5941 devices depends on the application system and is in the range of 40 devices. Equation 11 calculates the minimum frequency needed:

$$f_{(GSCLK)} = 4096 \times f_{(update)}$$
  
 $f_{(SCLK)} = 193 \times f_{(update)} \times n$  (11)

where:

 $f_{(GSCLK)}$ : minimum frequency needed for GSCLK

 $f_{(\text{SCLK})}\!\!:$  minimum frequency needed for SCLK and SIN

 $f_{(update)}$ : update rate of whole cascading system

n: number cascaded of TLC5941 device

#### **Application Example**




Figure 22. Cascading Devices

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5941PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5941	Samples
TLC5941PWPG4	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5941	Samples
TLC5941PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		TLC5941	Samples
TLC5941RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR		TLC 5941	Samples
TLC5941RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 5941	Samples
TLC5941RHBTG4	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 5941	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC5941:

Automotive: TLC5941-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Apr-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5941PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TLC5941PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TLC5941RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TLC5941RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com 7-Apr-2023




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5941PWPR	HTSSOP	PWP	28	2000	356.0	356.0	35.0
TLC5941PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
TLC5941RHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
TLC5941RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Apr-2023

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC5941PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TLC5941PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TLC5941PWPG4	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TLC5941PWPG4	PWP	HTSSOP	28	50	530	10.2	3600	3.5

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RHB (S-PVQFN-N32)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206356-3/AC 05/15

NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16


# PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.


PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

# PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated